ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

EXPERIMENT: 01

Pulse Sampling, Flat top Sampling and Reconstruction

(i). Pulse Sampling
AIM: Verification of sampling theorem.
COMPONENT REQUIRED:
BJT BF194, Signal generators, Resistors, Capacitors, Connecting wires, Probes
and CRO.

CIRCUIT DIAGRAM:

DESIGN:

R1C1=T=1/fc
Let C1=0.1F, fc=5 KHz
R1C1=1/(5*103) R1=2K

PROCEDURE:
1. Rig up the circuit as shown in the figure.
2. Apply the modulating signal m(t) =5 KHz, 5V and sampling input.
Observe PAM output
Department of Telecommunication Engg., B.I.T. 1
ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

3. Note down the waveforms.

4. Connect the demodulator circuit. Observe and note down the output.
5. Verify the sampling theorem for the demodulated wave.
i). Keep fc=2fm.
The demodulated wave appears slightly distorted. This is critical sampling.ii). Keep
fc<2fm
The demodulated wave is more distorted. It is under sampling.
iii). Keep fc>2fm
The demodulated wave is perfect sine wave. This is over sampling.

EXPECTED WAVEFORM:

PULSE AMPLITUDE MODULATION

Department of Telecommunication Engg., B.I.T. 2

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

SAMPLING THEOREM

RESULT: The waveforms for PAM have been observed and sampling theorem has been
verified.

Department of Telecommunication Engg., B.I.T. 3

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

3 (ii). Flat top sampling and reconstruction

AIM: To conduct an experiment to generate and demodulate flat top sampled

signal and hence Verify sampling theorem.

COMPONENT REQUIRED:
BJT SL 100, SK100, Signal generators, Resistors, Capacitors, Connecting wires,
Probes and CRO

CIRCUIT DIAGRAM:

Department of Telecommunication Engg., B.I.T. 4

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

EXPECTED OUTPUT:

RESULT:
Sampling theorem is verified successfully for the given sample and hold circuit
(Flat top sampled signal)

Department of Telecommunication Engg., B.I.T. 5

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21
EXPERIMENT: 02
Time Division Multiplexing and De-Multiplexing

AIM: To achieve Multiplexing and De-Multiplexing of two band limited

signals.

COMPONENTS REQUIRED:
IC CD 4051, Signal generators, Patch chords, CRO Probes, and connecting
wires.

CIRCUIT DIAGRAM:

TIME DIVISION MULTIPLEXER:-

Fig 1.1: Time Division Multiplexer

Department of Telecommunication Engg., B.I.T. 6

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21
TIME DIVISION DEMULTIPLEXER:-

Fig 1.2: Time Division Demultiplexer

PROCEDURE:

TDM MULTIPLEXING:
1. Rig up the circuit as shown in fig no 1.1
2. Apply signals message signals m1(t) and m2(t) to pin number 13 and pin
number 14 respectively.
3. Apply control signal to pin number 11.
4. Observe TDM output at pin number 03 and note down necessary readings.

TDM DEMULTIPLEXING:

1. Rig up the circuit as shown in fig number 1.2

2. Apply TDM input to pin number 03.
3. Apply control signal to pin number 11.

Department of Telecommunication Engg., B.I.T. 7

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21
4. Observe output m1(t), m2(t) at pin number 13 and pin number 14
respectively note down necessary readings.

WAVEFORMS

Department of Telecommunication Engg., B.I.T. 8

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

RESULT: The experiment was conducted, Multiplexed & De-Multiplexed of

two band limited signal was verified.

Department of Telecommunication Engg., B.I.T. 9

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21
EXPERIMENT: 05
Frequency Shift Keying (FSK) & Phase Shift Keying (PSK)
(a)Frequency Shift Keying (FSK)

AIM: Frequency Shift Keying (FSK) generation and detection.

COMPONENTS REQUIRED:
Multiplexer IC(CD4051) ,Resistors (4.7K,10K) Capacitor (0.1µF, 0.01µF),
Diode (1N4007/BY127), IC µA741, Signal generators, Patch chords, CRO
Probes, and connecting wires.

DESIGN:

(i) DESIGN OF ASK DEMODULATOR

1 1
> RC >
fm f c1

1
Choose = 4RC; let R= 10 KΩ then C= 0.1 µF
fm

(ii) DESIGN OF LPF

1
fc1=
2R1C1
1
3 × 103= Let R1 = 4.7 KΩ then C1 = 0.01 µF
2R1C1

Department of Telecommunication Engg., B.I.T. 10

 ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

CIRCUIT DIAGRAM:

Fig 3.1: FSK Modulator

FSK Demodulator:

Fig 3.2: FSK Demodulator

Department of Telecommunication Engg., B.I.T. 11

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

PROCEDURE:-

FSK MODULATION

1. Rig up the circuit as shown in the fig 3.1

2. Give the input carrier signals C1 (t) & C2 (t) at pin no 14, 13.
Respectively
3. Give the input message signal, m(t) to pin no 11
4. Output is taken from pin3 of IC-4051.

FSK DEMODULATION

1. Rig up the circuit as shown in the fig 3.2

2. FSK signal as input.
3. Tune pot to some value.
4. Output is taken at pin no 6 of op-amp.

Department of Telecommunication Engg., B.I.T. 12

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

Department of Telecommunication Engg., B.I.T. 13

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

Department of Telecommunication Engg., B.I.T. 14

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

Department of Telecommunication Engg., B.I.T. 15

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

OBSERVATION:

Amplitude of message signal = Volts

Frequency of message signal = Hz
Amplitude of carrier signal C1 (t) = Volts
Frequency of carrier signal C1 (t) = Hz
Amplitude of carrier signal C2 (t) = Volts
Frequency of carrier signal C2 (t) = Hz
Modulated signal amplitude = Volts
Envelop detector output amplitude = Volts
Demodulated signal amplitude = Volts
Demodulated signal frequency = Hz

RESULT:
The FSK modulation was successfully produced and Demodulation of
FSK is performed, a recovered signal is compared with the Message signal.

Department of Telecommunication Engg., B.I.T. 16

 ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21
(b) Phase Shift Keying (PSK)
AIM: Phase Shift Keying (FSK) generation and detection.

COMPONENTS REQUIRED:
Multiplexer IC(CD4051), Resistors (10kΩ pot, 10kΩ,1kΩ, 500Ω, 100Ω),
Capacitor (0.1µF), Diode (1N4007/BY127), IC µA741, Signal generators, Patch
chords, CRO Probes, and connecting wires.
CIRCUIT DIAGRAM:

PSK modulator

Fig: 4.1: PSK Modulator

Op-amp Inverter

Fig: 4.2: Op-amp Inverter

Department of Telecommunication Engg., B.I.T. 17
ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

PSK Demodulator

Fig: 4.3: PSK Demodulator

DESIGN:

(i) DESIGN OF INVERTER

Af = -1= -Re /R1

Let Re = 1 KΩ then R1= 1 KΩ

(ii) DESIGN OF ENVELOPE DETECTOR

1 1
> RC >
fm f c1

1
Choose = 4RC; let R= 10 KΩ then C= 0.1 µF
fm

Department of Telecommunication Engg., B.I.T. 18

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

PROCEDURE:

PSK MODULATION

1.Rig up the circuit as shown in the Fig 4.1.

2.Input C(t) is applied to inverter to get C’(t).
3.C (t), C’(t) ,m (t)are applied to pin no 13, pin no14 and pin no 11 respectively.
4.Observe output at pin no 03 & note down wave form and necessary readings

PSK DEMODULATION

1.Generated PSK signal is taken as input to PSK demodulation circuit as shown

in Fig 4.3.
2.Observe the recovered message signal at output of comparator.
3.Note down wave form and necessary readings.

Department of Telecommunication Engg., B.I.T. 19

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

Department of Telecommunication Engg., B.I.T. 20

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

OUTPUT WAVEFORMS

Department of Telecommunication Engg., B.I.T. 21

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

OBSERVATION:
Amplitude of message signal = Volts
Frequency of message signal = Hz
Amplitude of carrier signal C (t) = Volts
Frequency of carrier signal C (t) = Hz
Amplitude of carrier signal C’ (t) = Volts
Frequency of carrier signal C’ (t) = Hz
Modulated signal amplitude = Volts
Envelop detector output amplitude = Volts
Demodulated signal amplitude = Volts
Demodulated signal frequency = Hz
RESULT:
The PSK Modulation was successfully performed. The Demodulation was
performed and the Demodulated signal is compared with the Message signal.

Department of Telecommunication Engg., B.I.T. 22

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21
EXPERIMENT: 04
Differential Phase Shift Keying (DPSK) & Quadrature Phase
Shift Keying (QPSK)
(a)Differential Phase Shift Keying (DPSK)
AIM:
To study the various steps involved in generating differential phase shift
Keyed signal at the modulator end and recovering the binary signal from the received
DPSK signal.

Components Required:

1. Differential Phase Shift Keying Trainer

2. CRO
3. Connecting Wires

FIG (2) - Block Diagram of DPSK Receiver

Department of Telecommunication Engg., B.I.T. 23

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

FIG (3) - Block Diagram of DPSK Modulation and Demodulation

OBSERVATION:

i/p Data 1 0 0 1 0 1 1 1

Differential
0 0 0 1 1 0 1 0
o/p with b(t) = 1

Phase 0 0 0 0 0

Recovered o/p
1 0 0 1 0 1 1 1
m(t)

Department of Telecommunication Engg., B.I.T. 24

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21
PROCEDURE:

1. Switch on PSK/DPSK Trainer kit.

2. Connect the carrier output of carrier SIN0 (TP3) and SIN180 (T P4)
degree to the PSK/DPSK modulator Block TP9 and TP7 respectively as
show in the connection diagram.
3. Connect the Data Bit output (TP14) to the Differential Encoder - 2(EX-
OR logic) input at test point TP20.
4. Observe the differential data with EX-OR logic at the output of the
Differential Encoder -2 at test point TP23.
5. Connect the Differential Encoder -2 output at Test point TP23 to Data
input (TP11) of PSK/D PSK Modulator block.
6. Observe the DPSK output at the test point TP13.
7. Connect the DPSK signal to PSK/DPSK Demodulator test point (TP23)
8. Observe DPSK demodulated data at the test point TP27.

Department of Telecommunication Engg., B.I.T. 25

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

EXPECTED WAVEFORMS:

RESULT: DPSK modulated and demodulated waveforms are observed and verified.

Department of Telecommunication Engg., B.I.T. 26

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

(b) Quadrature Phase Shift Keying (QPSK)

AIM:
To study the various steps involved in generating Quadrature phase shift
Keyed signal at the modulator end and recovering the binary signal from the received QPSK
signal.

Components Required
4. Quadrature Phase Shift Keying Trainer
5. CRO
6. Connecting Wires

Connection Diagram of QPSK Modulation and Demodulation

Department of Telecommunication Engg., B.I.T. 27

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

Department of Telecommunication Engg., B.I.T. 28

 ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

PROCEDURE

QPSK Modulation:

1. Switch ON QPSK Trainer kit (DCT-006).

2. Observe the 8 bit Serial data out at (TP1 and TP2).
3. Connect the Serial Output Data (TP2) to Serial Data input (TP5).
4. Observe the carrier SIN0, SIN90, SIN180 and SIN270 in TP15, TP13, TP17
And TP11 respectively.
5. Connect the SIN0 (TP15) to SIN0 of QPSK Modulator (TP18).
6. Connect the SIN90 (TP15) to SIN90 of QPSK Modulator (TP19).
7. Connect the SIN180 (TP15) to SIN180 of QPSK Modulator (TP20).
8. Connect the SIN270 (TP15) to SIN270 of QPSK Modulator (TP21).
9. Observe the Even and odd bits at the TP7 and TP9 respectively.
10. Connect the Even bit (TP7) to the EVEN (TP22) of QPSK Modulator.
11. Connect the Odd bit (TP9) to the Odd (TP23) of QPSK Modulator.
12. Observe and Sketch the QPSK Modulated output at test point (TP25) using
CRO.

QPSK Demodulation:

1. Connect the QPSK Modulated output (TP25) to the QPSK input (TP27).
2. Observe and sketch the SQUARRER-1 output at TP28.
3. Observe and sketch the SQUARRER-2 output at TP29.
4. Phase comparison using CD4033 phase comparator to get EVEN and Odd Bit
In TP30 and TP31 respectively.
5. To Combining the EVEN and Odd bits to get original Data bits at the TP32.

Department of Telecommunication Engg., B.I.T. 29

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

EXPECTED WAVEFORMS

QPSK Modulation:

Department of Telecommunication Engg., B.I.T. 30

ANALOG & DIGITAL COMMUNICATION LAB [18TEL67] 2020-21

QPSK Demodulation:

RESULT: QPSK modulated and demodulated waveforms are observed and verified.

Department of Telecommunication Engg., B.I.T. 31