Reset Generation For TI DSP Processor
Reset Generation For TI DSP Processor
Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000
www.latticesemi.com
Reliable Reset Generation for TI DSP Processors A Lattice Semiconductor White Paper
Introduction
Modern fabrication technologies facilitate the acceleration of processor throughput by enabling the integration of board-level functions, such as SERDES interface, memory interface and multiple types of processors, on a single chip. One of the direct results of fine transistor geometries is lower core power supply voltages, such as 1.2V. However, peripherals require their own power supply levels, depending on the communication interface type. As a result, multiple supply voltages are required to power these devices. Texas Instruments fixed and floating point DSPs, like the TMS320C6x family, also require multiple supply voltages.
Every microprocessor or DSP requires a reset generator circuit or IC to perform two functions: (1) start up from a fixed condition after the supplies are turned on, and (2) prevent the processor from executing instructions incorrectly and causing flash memory corruption when their power supplies are lower than the specified operating level. Traditional, simple, single-supply reset generators were adequate for single supply processors, but no longer are sufficient to guarantee reliable operation of multiple supply processors like the TMS320C6x. This white paper examines some of the challenges associated with resetting modern day processors.
The TI Design Guide for the TMS320 DSP specifies that the core power supply be capable of sourcing 1.0V, 1.05V, 1.1V, 1.14V, 1.2V or 1.26V to be compatible with
2 Reliable Reset Generation for TI DSP Processors A Lattice Semiconductor White Paper
future releases of the devices. The voltage rating of these supplies should be 3%. In addition the reset generator is required to wait for the clock to be stable before releasing the reset.
Most TMS320 processors also provide emulation support. As a result, two types of reset signals must be provided: Power on reset (POR pin) and Warm reset (RESET pin). The Power on reset signal is activated when both the processor and the emulation sections are to be reset. The Warm reset, however, resets only the processor and not the emulation section. The reset generator should support both reset signals. The datasheet also specifies that the Warm reset (RESET pin) should be activated when an external watchdog timer expires.
Figure 1 shows a TMS320 processor connected to a DDRII memory interface. As a result, there are four supply voltages in this system: 3.3V, 1.8V, 1.2V and 0.9V.
Reliable Reset Generation for TI DSP Processors A Lattice Semiconductor White Paper
1.8V
0.9V
V=?
Reset IC
Reset_CPU
TMS320C6XXX
Figure 1 - A reset generator should monitor all the supplies connected to the processor and memory
A single supply reset IC clearly cannot deterministically reset the processor. This system requires at least 3 supply monitoring reset ICs. The most reliable system will require monitoring of even the 0.9V supply.
In order to reliably reset the processor, the reset generator should monitor all supplies with an accuracy of 1% or better to meet the specifications of the processor.
hardware watchdog timer, which cannot be changed by the processor; is necessary as a backup The backup watchdog timer reactivates the processor in case the onprocessor watchdog timer setting is corrupted due to software error .
An ideal companion device for modern processors and DSPs is one that integrates multiple supply monitoring and reset generation and provides reprogrammable logic and timers. This is because such a device increases reliability by providing expanded supply monitoring, external watchdog timer circuits and improved accuracy.
All these features are supported by Lattice Semiconductors ProcessorPM POWR605 device. Figure 2 shows the reset generation for a TMS320C6XXX (DaVinci) processor.
Reliable Reset Generation for TI DSP Processors A Lattice Semiconductor White Paper
Figure 2 - Reset generation for a TMS320 processor using ProcessorPM The ProcessorPM device is a low-cost, 6-supply voltage monitoring device with two digital inputs and five digital I/O pins. The logic to control the output pins is implemented in the on-chip 16-macrocell PLD. The ProcessorPM device can be used as a standard reset generator and watchdog timer IC across a wide range of processors and DSPs. The ProcessorPM device also integrates multiple timers, which can be used to implement watchdog timer delays of milliseconds to minutes. Board-specific design can be programmed into the device using the JTAG interface.
The voltage monitoring thresholds can be programmed into the 6-supply monitor block. The exact value of the monitoring threshold can be selected using 192 steps. The accuracy of the voltage monitoring thresholds is 0.7%. In this example, the thresholds are set to 0.9V-5%, 1.8V-5% (3 separate supplies), 3.3V-5% and 1V-5%. The core voltage threshold can be changed to meet the actual core voltage value, depending on the version and speed of the processor.
The digital inputs of the ProcessorPM device are connected to manual reset input, PLL_Lock signal (input clock frequency is correct), PCI_reset and watchdog timer trigger. The ProcessorPM device generates the POR signal as well as the RESET
6 Reliable Reset Generation for TI DSP Processors A Lattice Semiconductor White Paper
signal. The PCI_Reset and the Manual Reset input signals activate the RESET signal. The RESET signal is also activated when the watchdog timer expires. The POR signal is activated during power-up and power fault conditions.
ProcessorPM designs can be implemented with Lattices user friendly, intuitive PACDesigner software. This software also supports simulation capabilities that let the designer verify the design before programming the device. The PAC-Designer software can be downloaded for free from the Lattice semiconductor website www.latticesemi.com.
The ProcessorPM Development Kit can be used to verify the design in hardware before implementation in the actual circuit board. The development kit also is available from the Lattice on-line store.
The ProcessorPM devices provide the most reliable, low-cost, single chip solution as they cover all the supply rails for accurate fault monitoring and offer multiple outputs to support Power-on-reset and Warm reset functions. In addition, the same device can be used to monitor a different core voltage when a different TMS320C6XXX processor is used.
###
Reliable Reset Generation for TI DSP Processors A Lattice Semiconductor White Paper