12 Generation Intel Core Processors: Rev. 008 June 2022
12 Generation Intel Core Processors: Rev. 008 June 2022
®
12thGeneration Intel Core™
Processors
Datasheet, Volume 1 of 2
Rev. 008
June 2022
You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described
herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed
herein.
No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.
All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and
roadmaps.
The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications.
Current characterized errata are available on request.
Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation.
Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or
retailer or learn more at intel.com.
Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation.
Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or
retailer or learn more at [intel.com].
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
2 Doc. No.: 655258, Rev.: 008
Contents—12th Generation Intel® Core™ Processors R
Contents
Revision History................................................................................................................11
1.0 Introduction................................................................................................................13
1.1 Processor Volatility Statement................................................................................ 18
1.2 Package Support...................................................................................................18
1.3 Supported Technologies......................................................................................... 19
1.3.1 API Support (Windows*)............................................................................ 20
1.4 Power Management Support...................................................................................21
1.4.1 Processor Core Power Management............................................................. 21
1.4.2 System Power Management........................................................................21
1.4.3 Memory Controller Power Management........................................................ 21
1.4.4 Processor Graphics Power Management........................................................21
1.5 Thermal Management Support................................................................................22
1.6 Ball-out Information.............................................................................................. 22
1.7 Processor Testability..............................................................................................22
1.8 Operating Systems Support....................................................................................23
1.9 Terminology and Special Marks............................................................................... 23
1.10 Related Documents............................................................................................. 26
2.0 Technologies............................................................................................................... 27
2.1 Platform Environmental Control Interface................................................................. 27
2.1.1 PECI Bus Architecture................................................................................27
2.2 Intel® Virtualization Technology.............................................................................. 29
® ® ®
2.2.1 Intel VT for Intel 64 and Intel Architecture ..............................................30
®
2.2.2 Intel Virtualization Technology for Directed I/O........................................... 32
2.2.3 Intel® APIC Virtualization Technology (Intel® APICv)..................................... 35
2.2.4 Hypervisor-Managed Linear Address Translation............................................ 35
2.3 Security Technologies............................................................................................ 36
2.3.1 Intel® Trusted Execution Technology............................................................36
2.3.2 Intel® Advanced Encryption Standard New Instructions .................................37
2.3.3 Perform Carry-Less Multiplication Quad Word Instruction ............................... 38
2.3.4 Intel® Secure Key..................................................................................... 38
2.3.5 Execute Disable Bit .................................................................................. 38
2.3.6 Boot Guard Technology ............................................................................. 38
2.3.7 Intel® Supervisor Mode Execution Protection................................................ 39
2.3.8 Intel® Supervisor Mode Access Protection.................................................... 39
2.3.9 Intel® Secure Hash Algorithm Extensions.................................................... 39
2.3.10 User Mode Instruction Prevention.............................................................. 40
2.3.11 Read Processor ID................................................................................... 40
2.3.12 Intel® Multi-Key Total Memory Encryption...................................................40
2.3.13 Intel® Control-flow Enforcement Technology............................................... 41
2.3.14 KeyLocker Technology..............................................................................42
2.3.15 Devil’s Gate Rock.................................................................................... 42
2.4 Power and Performance Technologies.......................................................................42
2.4.1 Intel® Smart Cache Technology.................................................................. 42
2.4.2 IA Cores Level 1 and Level 2 Caches ...........................................................43
2.4.3 Ring Interconnect..................................................................................... 43
®
2.4.4 Intel Performance Hybrid Architecture ....................................................... 44
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 3
R 12th Generation Intel® Core™ Processors—Contents
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
4 Doc. No.: 655258, Rev.: 008
Contents—12th Generation Intel® Core™ Processors R
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 5
R 12th Generation Intel® Core™ Processors—Contents
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
6 Doc. No.: 655258, Rev.: 008
Contents—12th Generation Intel® Core™ Processors R
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 7
R 12th Generation Intel® Core™ Processors—Figures
Figures
1 S Processor Line Platform Diagram.............................................................................15
2 H/P Processor Line Platform Diagram..........................................................................15
3 U15 Processor Line Platform Diagram......................................................................... 16
4 U9 Processor Line Platform Diagram...........................................................................17
5 HX Processor Line Platform Diagram...........................................................................18
6 Example for PECI Host-Clients Connection...................................................................28
7 Example for PECI EC Connection................................................................................29
8 Device to Domain Mapping Structures ....................................................................... 33
9 Hybrid Cache.......................................................................................................... 43
10 Processor Camera System........................................................................................ 52
11 Telemetry Aggregator...............................................................................................54
12 Processor Power States............................................................................................ 58
13 Processor Package and IA Core C-States.....................................................................59
14 Idle Power Management Breakdown of the Processor IA Cores....................................... 61
15 Package C-State Entry and Exit................................................................................. 64
16 Package Power Control............................................................................................. 74
17 PROCHOT Demotion Signal Description ...................................................................... 81
18 Thermal Profile for PCG 2022E Processor ................................................................... 97
19 Thermal Profile for PCG 2020A Processor ................................................................... 99
20 Thermal Profile for PCG 2020C Processor ................................................................. 100
21 Thermal Test Vehicle Thermal Profile for PCG 2020D Processor ....................................102
22 Thermal Test Vehicle (TTV) Case Temperature (TCASE) Measurement Location ................ 103
23 Digital Thermal Sensor (DTS) 1.1 Definition Points .................................................... 104
24 Digital Thermal Sensor (DTS) 2.0 Definition Points..................................................... 106
®
25 Intel DDR4/5 Flex Memory Technology Operations.................................................... 116
26 DDR4 Interleave (IL) and Non-Interleave (NIL) Modes Mapping....................................120
27 PCI Express* Related Register Structures in the Processor ..........................................134
28 Example for DMI Lane Reversal Connection............................................................... 137
29 S Processor Display Architecture.............................................................................. 145
30 H/P/U Processor Display Architecture........................................................................146
31 DisplayPort* Overview............................................................................................148
32 HDMI* Overview ...................................................................................................151
33 MIPI* DSI Overview............................................................................................... 153
34 Input Device Hysteresis ......................................................................................... 200
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
8 Doc. No.: 655258, Rev.: 008
Tables—12th Generation Intel® Core™ Processors R
Tables
1 Processor Lines ...................................................................................................... 13
2 Terminology............................................................................................................23
3 Special Marks .........................................................................................................26
4 System States ........................................................................................................59
5 Integrated Memory Controller (IMC) States ................................................................ 60
6 G, S, and C Interface State Combinations .................................................................. 60
7 Core C-states ......................................................................................................... 63
8 Package C-States.................................................................................................... 64
9 Package C-States with PCIe* Link States Dependencies ............................................... 70
10 TCSS Power State ...................................................................................................70
11 Assured Power Modes...............................................................................................76
12 Processor Base Power (TDP) and Frequency Specifications(H-Processor Line, P-
Processor Line) ...................................................................................................... 85
13 Processor Base Power (TDP) and Frequency Specifications(U-Processor Line) ..................86
14 Processor Base Power (TDP) and Frequency Specifications (U 9W-Processor Line) ........... 87
15 Processor Base Power (TDP) and Frequency Specifications (S-Processor Line) ................. 87
16 Processor Base Power (TDP) and Frequency Specifications (HX-Processor Line) ............... 89
17 Package Turbo Specifications (H/P/U -Processor Lines) .................................................89
18 Junction Temperature Specifications (H / HX /P/U - Processor Lines) ..............................92
19 Package Turbo Specifications (S / HX - Processor Lines) ...............................................92
20 Low Power and TTV Specifications (S-Processor Line LGA )............................................ 95
21 TCONTROL Offset Configuration (S-Processor Line - Client) ......................................... 96
22 Thermal Test Vehicle Thermal Profile for PCG 2022E Processor....................................... 97
23 Thermal Test Vehicle Thermal Profile for PCG 2020A Processor.......................................99
24 Thermal Test Vehicle Thermal Profile for PCG 2020C Processor..................................... 101
25 Thermal Test Vehicle Thermal Profile for PCG 2020D Processor ....................................102
26 Digital Thermal Sensor (DTS) 1.1 Thermal Solution Performance Above TCONTROL............105
27 Thermal Margin Slope.............................................................................................106
28 DDR Support Matrix Table....................................................................................... 107
29 DDR Technology Support Matrix............................................................................... 108
30 Supported DDR4 Non-ECC SoDIMM Module Configurations (S/H/P/U15-Processor Line)... 109
31 Supported DDR4 ECC SoDIMM Module Configurations (S-Processor Line) ......................109
32 Supported DDR4 Non-ECC UDIMM Module Configurations (S-Processor Line) ................ 109
33 Supported DDR4 ECC UDIMM Module Configurations (S-Processor Line) ....................... 110
34 Supported DDR5 Non-ECC SoDIMM Module Configurations (S/H/P/U15-Processor Line)... 110
35 Supported DDR5 ECC SoDIMM Module Configurations (S-Processor Line) ......................110
36 Supported DDR5 Non-ECC UDIMM Module Configurations (S-Processor Line) ................ 110
37 Supported DDR5 ECC UDIMM Module Configurations (S-Processor Line)........................ 110
38 Supported DDR4 Memory Down Device Configurations (H/P /U15 Processor Line) ..........111
39 Supported DDR5 Memory Down Device Configurations (H/P/U15 Processor Line) ...........111
40 Supported LPDDR4x x32 DRAMs Configurations (H/P/U Processor Line) .......................111
41 Supported LPDDR4x x64 DRAMs Configurations (H/P/U Processor Line) .......................112
42 Supported LPDDR5 x32 DRAMs Configurations (H/P/U Processor Line) ........................ 112
43 Supported LPDDR5 x64 DRAMs Configurations (H/P/U Processor Line) ........................ 112
44 DDR System Memory Timing Support....................................................................... 113
45 LPDDR System Memory Timing Support ................................................................... 113
46 SA Speed Enhanced Speed Steps (SA-GV) and Gear Mode Frequencies ........................ 114
47 Interleave (IL) and Non-Interleave (NIL) Modes Pin Mapping ...................................... 119
48 USB-C* Port Configuration...................................................................................... 126
49 USB-C* Lanes Configuration....................................................................................126
50 USB-C* Non-Supported Lane Configuration............................................................... 127
51 PCIe via USB4 Configuration................................................................................... 129
52 PCI Express* 16 - Lane Bifurcation and Lane Reversal Mapping....................................131
53 S- Processor PCI Express* 4 - Lane Reversal Mapping ................................................132
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 9
R 12th Generation Intel® Core™ Processors—Tables
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
10 Doc. No.: 655258, Rev.: 008
Revision History—12th Generation Intel® Core™ Processors R
Revision History
Document Revision Description Revision
Number Number Date
655258 004 Initial Release for H45 and S 35W, 46W, 58W, 60W, and 65W SKUs January
• Added 2022
®
— Note in Intel Multi-Key Total Memory Encryption
655258 005 Initial Release for U9, U15, and P SKUs March 2022
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 11
R 12th Generation Intel® Core™ Processors—Revision History
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
12 Doc. No.: 655258, Rev.: 008
Introduction—12th Generation Intel® Core™ Processors R
1.0 Introduction
®
This processor is a 64-bit, multi-core processor built on Intel 7 process technology.
® ®
Intel Core™ Processors includes the Intel Performance Hybrid architecture, P-Cores
for performance and E-Cores for Efficiency. Refer to Table 1 on page 13 for
availability in Intel processor lines. For more details on P-Core and E-Core, refer to
Power and Performance Technologies on page 42.
The S-Processor Line offered in a 2-Chip Platform that includes the Processor Die in
LGA package and Platform Controller Hub (PCH-S).
The HX-Processor Line offered in a 2-Chip Platform that includes the Processor Die in
BGA package and Platform Controller Hub (PCH-S).
The H-Processor Line offered in a 1-Chip Platform that includes the Processor Die and
Platform Controller Hub (PCH-P) die on the same package as the processor die.
The P-Processor Line and U15 processor offered in a 1-Chip Platform that includes the
Processor Die Platform Controller Hub (PCH-P) die on the same package as the
processor die.
The U9-Processor offered in a 1-Chip Platform that includes the Processor Die and
Platform Controller Hub (PCH-M) die on the same package as the processor die.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 13
R 12th Generation Intel® Core™ Processors—Introduction
Processor
Base Power Processor Processor Graphics Platform
Processor Line1 Package
(a.k.a IA P-Cores IA E-Cores Configuration Type
TDP)2, 3
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
14 Doc. No.: 655258, Rev.: 008
Introduction—12th Generation Intel® Core™ Processors R
Not all processor interfaces and features are presented in all Processor Lines. The
presence of various interfaces and features will be indicated within the relevant
sections and tables.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 15
R 12th Generation Intel® Core™ Processors—Introduction
NOTE
®
Throughout this document, the 12 th Generation Intel Core™ Processors may be
®
referred to as processor and the Intel 600 Series Chipset Family Platform Controller
Hub may be referred to as PCH.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
16 Doc. No.: 655258, Rev.: 008
Introduction—12th Generation Intel® Core™ Processors R
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 17
R 12th Generation Intel® Core™ Processors—Introduction
NOTE
Powered down refers to the state which all processor power rails are off.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
18 Doc. No.: 655258, Rev.: 008
Introduction—12th Generation Intel® Core™ Processors R
— A 45 X 37.5 mm
— Substrate Z = 1.119+/-0.095 mm
— 2.005±0.114 (BOTTOM OF BGA TO TOP OF DIE)
The H-Processor line, P-Processor line, and U15-Processor line (U-Processor line) are
available in the following packages:
• BGA1744
— A 25 X 50 mm
• Substrate Z = 0.594+/-0.08 mm
• 1.185±0.096 (BOTTOM OF BGA TO TOP OF DIE)
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 19
R 12th Generation Intel® Core™ Processors—Introduction
NOTE
The availability of the features above may vary between different processor SKUs.
Refer to Technologies on page 27 for more information.
DirectX* extensions:
• PixelSync, Instant Access, Conservative Rasterization, Render Target Reads,
Floating-point De-norms, Shared a Virtual memory, Floating Point atomics, MSAA
sample-indexing, Fast Sampling (Coarse LOD), Quilted Textures, GPU Enqueue
Kernels, GPU Signals processing unit. Other enhancements include color
compression.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
20 Doc. No.: 655258, Rev.: 008
Introduction—12th Generation Intel® Core™ Processors R
S HX H P U (15W) U (9W)
Refer to Integrated Memory Controller (IMC) Power Management on page 121 for
more information
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 21
R 12th Generation Intel® Core™ Processors—Introduction
For information on the S BGA processor ballout, download the pdf, click on the
navigation pane and refer the spreadsheet 655258-001_S_BGA_Ballout.xlsx
For information on the H and P and U15 ballout, download the pdf, click on the
navigation pane and refer the spreadsheet 655258-001_H_P_Ballout.xlsx
For information on the U9 ballout, download the pdf, click on the navigation pane
and refer the spreadsheet 655258-001_U9_Ballout.xlsx
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
22 Doc. No.: 655258, Rev.: 008
Introduction—12th Generation Intel® Core™ Processors R
The processor includes boundary-scan for board and system level testability.
Note: Refer to OS vendor site for more information regarding latest OS revision support.
DP* DisplayPort*
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 23
R 12th Generation Intel® Core™ Processors—Introduction
Term Description
Intel® Virtualization Technology (Intel® VT) for Directed I/O. Intel® VT-d is a
hardware assist, under system software (Virtual Machine Manager or OS) control, for
Intel® VT-d
enabling I/O device Virtualization. Intel® VT-d also brings robust security by providing
protection from errant DMAs by using DMA remapping, a key feature of Intel® VT-d.
LPDDR4x/5 Low Power Double Data Rate SDRAM memory technology /x- additional power save.
The Latency Tolerance Reporting (LTR) mechanism enables Endpoints to report their
service latency requirements for Memory Reads and Writes to the Root Complex, so
LTR that power management policies for central platform resources (such as main
memory, RC internal interconnects, and snoop resources) can be implemented to
consider Endpoint service requirements.
Multi-Chip Package - includes the processor and the PCH. In some SKUs, it might
MCP
have additional On-Package Cache.
Minimum Frequency Mode. MFM is the minimum ratio supported by the processor and
MFM
can be read from MSR CEh [55:48].
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
24 Doc. No.: 655258, Rev.: 008
Introduction—12th Generation Intel® Core™ Processors R
Term Description
Platform Controller Hub. The chipset with centralized platform capabilities including
the main I/O interfaces along with display connectivity, audio features, power
PCH
management, manageability, security, and storage features. The PCH may also be
referred to as “chipset”.
The term “processor core” refers to the Si die itself, which can contain multiple
Processor Core execution cores. Each execution core has an instruction cache, data cache, and 256-
KB L2 cache. All execution cores share the LLC.
A unit of DRAM corresponding to four to eight devices in parallel, ignoring ECC. These
Rank
devices are usually, but not always, mounted on a single side of a SoDIMM.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 25
R 12th Generation Intel® Core™ Processors—Introduction
Term Description
USB controller power states ranging from D0i0 to D0i3, where D0i0 is fully powered
D0ix-states
on and D0i3 is primarily powered off. Controlled by SW.
[] Brackets ([]) sometimes follow a ball, pin, registers or a bit name. These brackets
enclose a range of numbers, for example, TCP[2:0]_TXRX_P[1:0] may refer to four
USB-C* pins or EAX[7:0] may indicate a range that is 8 bits length.
0x000 Hexadecimal numbers are identified with an x in the number. All numbers are
decimal (base 10) unless otherwise specified. Non-obvious binary numbers have the
‘b’ enclosed at the end of the number. For example, 0101b
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
26 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
2.0 Technologies
This chapter provides a high-level description of Intel technologies implemented in the
processor.
The implementation of the features may vary between the processor SKUs.
Details on the different technologies of Intel processors and other relevant external
notes are located at the Intel technology web site: http://www.intel.com/technology/
NOTE
The last section of this chapter is dedicated to deprecated technologies. These
technologies are not supported in this processor but were supported in previous
generations.
NOTE
PECI over eSPI is supported.
The idle state on the bus is ‘0’ (logical low) and near zero (Logical voltage level).
NOTE
PECI supported frequency range is 3.2 kHz - 1 MHz.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 27
R 12th Generation Intel® Core™ Processors—Technologies
VCCST
VCCST
Q3
nX
Q1
nX
PECI
Q2
CPECI
1X
<10pF/Node
Additional
PECI Clients
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
28 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
VCCST
Processor
VCCST
R
Out
VREF_CPU
VCCST PECI
Embedded
Controller
In
43 Ohm
VCCST
Intel® Virtualization Technology (Intel® VT) Intel® 64 and Intel® Architecture (Intel®
VT-x) added hardware support in the processor to improve the Virtualization
performance and robustness. Intel® Virtualization Technology for Directed I/O (Intel®
VT-d) extends Intel® VT-x by adding hardware assisted support to improve I/O device
Virtualization performance.
Intel® VT-x specifications and functional descriptions are included in the Intel® 64
Architectures Software Developer’s Manual, Volume 3. Available at:
http://www.intel.com/products/processor/manuals
The Intel® VT-d specification and other VT documents can be referenced at:
http://www.intel.com/content/www/us/en/virtualization/virtualization-technology/.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 29
R 12th Generation Intel® Core™ Processors—Technologies
® ® ®
2.2.1 Intel VT for Intel 64 and Intel Architecture
Objectives
® ® ® ®
Intel Virtualization Technology for Intel 64 and Intel Architecture (Intel VT-x)
provides hardware acceleration for virtualization of IA platforms. Virtual Machine
Monitor (VMM) can use Intel® VT-x features to provide an improved reliable
®
Virtualization platform. By using Intel VT-x, a VMM is:
• Robust: VMMs no longer need to use para-virtualization or binary translation. This
means that VMMs will be able to run off-the-shelf operating systems and
applications without any special steps.
• Enhanced: Intel® VT enables VMMs to run 64-bit guest operating systems on IA
x86 processors.
• More Reliable: Due to the hardware support, VMMs can now be smaller, less
complex, and more efficient. This improves reliability and availability and reduces
the potential for software conflicts.
• More Secure: The use of hardware transitions in the VMM strengthens the
isolation of VMs and further prevents corruption of one VM from affecting others
on the same system.
Key Features
®
The processor supports the following added new Intel VT-x features:
• Mode-based Execute Control for EPT (MBEC) - A mode of EPT operation which
enables different controls for executability of Guest Physical Address (GPA) based
on Guest specified mode (User/ Supervisor) of linear address translating to the
GPA. When the mode is enabled, the executability of a GPA is defined by two bits
in EPT entry. One bit for accesses to user pages and other one for accesses to
supervisor pages.
— This mode requires changes in VMCS and EPT entries. VMCS includes a bit
"Mode-based execute control for EPT" which is used to enable/disable the
mode. An additional bit in EPT entry is defined as "execute access for user-
mode linear addresses"; the original EPT execute access bit is considered as
"execute access for supervisor-mode linear addresses". If the "mode-based
execute control for EPT" VM-execution control is disabled the additional bit is
ignored and the system work with one bit i.e. the original bit, for execute
control for both user and supervisor pages.
— Behavioral changes - Behavioral changes are across three areas:
• Access to GPA - If the "Mode-based execute control for EPT"
VMexecution control is 1, treatment of guest-physical accesses by
instruction fetches depends on the linear address from which an
instruction is being fetched.
1. If the translation of the linear address specifies user mode (the U/S bit
was set in every paging structure entry used to translate the linear
address), the resulting guest-physical address is executable under EPT
only if the XU bit (at position 10) is set in every EPT paging-structure
entry used to translate the guest-physical address.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
30 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 31
R 12th Generation Intel® Core™ Processors—Technologies
The key Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d)
objectives are domain-based isolation and hardware-based virtualization. A domain
can be abstractly defined as an isolated environment in a platform to which a subset
of host physical memory is allocated. Intel® VT-d provides accelerated I/O
performance for a Virtualization platform and provides software with the following
capabilities:
• I/O Device Assignment and Security: for flexibly assigning I/O devices to VMs
and extending the protection and isolation properties of VMs for I/O operations.
• DMA Remapping: for supporting independent address translations for Direct
Memory Accesses (DMA) from devices.
• Interrupt Remapping: for supporting isolation and routing of interrupts from
devices and external interrupt controllers to appropriate VMs.
• Reliability: for recording and reporting to system software DMA and interrupt
errors that may otherwise corrupt memory or impact VM isolation.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
32 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
(Dev 0, Func 1)
Context entry 0
Address Translation
Context entry Table Structures for Domain B
For bus 0
Intel® VT-d functionality often referred to as an Intel® VT-d Engine, has typically been
implemented at or near a PCI Express* host bridge component of a computer system.
This might be in a chipset component or in the PCI Express functionality of a processor
with integrated I/O. When one such VT-d engine receives a PCI Express transaction
from a PCI Express bus, it uses the B/D/F number associated with the transaction to
search for an Intel® VT-d translation table. In doing so, it uses the B/D/F number to
traverse the data structure shown in the above figure. If it finds a valid Intel® VT-d
table in this data structure, it uses that table to translate the address provided on the
PCI Express bus. If it does not find a valid translation table for a given translation, this
results in an Intel® VT-d fault. If Intel® VT-d translation is required, the Intel® VT-d
engine performs an N-level table walk.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 33
R 12th Generation Intel® Core™ Processors—Technologies
For more information, refer to Intel® Virtualization Technology for Directed I/O
Architecture Specification http://www.intel.com/content/dam/www/public/us/en/
documents/product-specifications/vt-directed-io-spec.pdf
The processor supports the following added new Intel® VT-d features:
• 4-level Intel® VT-d Page walk – both default Intel® VT-d engine, as well as the
Processor Graphics VT-d engine are upgraded to support 4-level Intel® VT-d tables
(adjusted guest address width of 48 bits)
• Intel® VT-d super-page – support of Intel® VT-d super-page (2 MB, 1 GB) for
default Intel® VT-d engine (that covers all devices except IGD)
IGD Intel® VT-d engine does not support super-page and BIOS should disable
super-page in default Intel® VT-d engine when iGfx is enabled.
NOTE
Intel® VT-d Technology may not be available on all SKUs.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
34 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
When APIC virtualization is enabled, the processor emulates many accesses to the
APIC, tracks the state of the virtual APIC, and delivers virtual interrupts — all in VMX
non-root operation without a VM exit.
The following are the VM-execution controls relevant to APIC virtualization and virtual
interrupts:
• Virtual-interrupt Delivery. This controls enables the evaluation and delivery of
pending virtual interrupts. It also enables the emulation of writes (memory-
mapped or MSR-based, as enabled) to the APIC registers that control interrupt
prioritization.
• Use TPR Shadow. This control enables emulation of accesses to the APIC’s task-
priority register (TPR) via CR8 and, if enabled, via the memory-mapped or MSR-
based interfaces.
• Virtualize APIC Accesses. This control enables virtualization of memory-mapped
accesses to the APIC by causing VM exits on accesses to a VMM-specified APIC-
access page. Some of the other controls, if set, may cause some of these accesses
to be emulated rather than causing VM exits.
• Virtualize x2APIC Mode. This control enables virtualization of MSR-based
accesses to the APIC.
• APIC-register Virtualization. This control allows memory-mapped and MSR-
based reads of most APIC registers (as enabled) by satisfying them from the
virtual-APIC page. It directs memory-mapped writes to the APIC-access page to
the virtual-APIC page, following them by VM exits for VMM emulation.
• Process Posted Interrupts. This control allows software to post virtual
interrupts in a data structure and send a notification to another logical processor;
upon receipt of the notification, the target processor will process the posted
interrupts by copying them into the virtual-APIC page.
NOTE
Intel® APIC Virtualization Technology may not be available on all SKUs.
®
Intel APIC Virtualization specifications and functional descriptions are included in the
Intel® 64 Architectures Software Developer’s Manual, Volume 3. Available at:
http://www.intel.com/products/processor/manuals
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 35
R 12th Generation Intel® Core™ Processors—Technologies
The guest paging structure managed by the guest OS specifies the ordinary
translation of a guest linear address to the guest physical address and attributes that
the guest ring-0 software has programmed, whereas HLAT specifies the alternate
translation of the guest linear address to guest physical address and attributes that
the Secure Kernel and VMM seek to enforce. A logical processor uses HLAT to translate
guest linear addresses only when those guest linear addresses are used to access
memory (both for code fetch and data load/store) and the guest linear addresses
match the PLR programmed by the VMM/Secure Kernel.
HLAT specifications and functional descriptions are included in the Intel® Architecture
Instruction Set Extensions Programming Reference. Available at:
https://software.intel.com/en-us/download/intel-architecture-instruction-set-
extensions-programming-reference
The Intel® TXT platform helps to provide the authenticity of the controlling
environment such that those wishing to rely on the platform can make an appropriate
trust decision. The Intel® TXT platform determines the identity of the controlling
environment by accurately measuring and verifying the controlling software.
Another aspect of the trust decision is the ability of the platform to resist attempts to
change the controlling environment. The Intel® TXT platform will resist attempts by
software processes to change the controlling environment or bypass the bounds set by
the controlling environment.
The enhanced platform provides these launch and control interfaces using Safer Mode
Extensions (SMX).
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
36 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
For the above features, BIOS should test the associated capability bit before
attempting to access any of the above registers. The capability bits are discussed in
the register description.
For more information, refer to the Intel® Trusted Execution Technology Measured
Launched Environment Programming Guide at:
http://www.intel.com/content/www/us/en/software-developers/intel-txt-software-
development-guide.html.
NOTE
Intel® TXT Technology may not be available on all SKUs.
Intel® AES-NI consists of six Intel® SSE instructions. Four instructions, AESENC,
AESENCLAST, AESDEC, and AESDELAST facilitate high-performance AES encryption
and decryption. The other two, AESIMC and AESKEYGENASSIST, support the AES key
expansion procedure. Together, these instructions provide full hardware for supporting
AES; offering security, high performance, and a great deal of flexibility.
This generation of the processor has increased the performance of the Intel® AES-NI
significantly compared to previous products.
The Intel® AES-NI specifications and functional descriptions are included in the Intel®
64 Architectures Software Developer’s Manual, Volume 2. Available at:
http://www.intel.com/products/processor/manuals
NOTE
Intel® AES-NI Technology may not be available on all SKUs.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 37
R 12th Generation Intel® Core™ Processors—Technologies
http://www.intel.com/products/processor/manuals
Some possible usages of the RDRAND instruction include cryptographic key generation
as used in a variety of applications, including communication, digital signatures,
secure storage, etc.
http://www.intel.com/products/processor/manuals
With verification based in the hardware, Boot Guard extends the trust boundary of the
platform boot process down to the hardware level.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
38 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
Benefits of this protection are that Boot Guard can help maintain platform integrity by
preventing re-purposing of the manufacturer’s hardware to run an unauthorized
software stack.
NOTE
Boot Guard availability may vary between the different SKUs.
http://www.intel.com/products/processor/manuals
http://www.intel.com/products/processor/manuals
The Intel® SHA Extensions are a family of seven instructions based on the Intel®
Streaming SIMD Extensions (Intel® SSE) that are used together to accelerate the
performance of processing SHA-1 and SHA-256 on Intel architecture-based
processors. Given the growing importance of SHA in our everyday computing devices,
the new instructions are designed to provide a needed boost of performance to
hashing a single buffer of data. The performance benefits will not only help improve
responsiveness and lower power consumption for a given application, but they may
also enable developers to adopt SHA in new applications to protect data while
delivering to their user experience goals. The instructions are defined in a way that
simplifies their mapping into the algorithm processing flow of most software libraries,
thus enabling easier development.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 39
R 12th Generation Intel® Core™ Processors—Technologies
http://software.intel.com/en-us/artTGLes/intel-sha-extensions
If the OS opt-in to use UMIP, the following instruction are enforced to run in supervisor
mode:
• SGDT - Store the GDTR register value
• SIDT - Store the IDTR register value
• SLDT - Store the LDTR register value
• SMSW - Store Machine Status Word
• STR - Store the TR register value
http://www.intel.com/products/processor/manuals
http://www.intel.com/products/processor/manuals
TME encrypts memory accesses using the AES XTS algorithm with 128-bit keys. The
global encryption key used for memory encryption is generated using a hardened
random number generator in the processor and is not exposed to software.
Software (OS/VMM) manages the use of keys and can use each of the available keys
for encrypting any page of the memory. Thus, Intel® Multi-Key Total Memory
Encryption (Intel® MKTME) allows page granular encryption of memory. By default
MKTME uses the TME encryption key unless explicitly specified by software.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
40 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
Data in-memory and on the external memory buses is encrypted and exists in plain
text only inside the processor. This allows existing software to operate without any
modification while protecting memory using TME. TME does not protect memory from
modifications.
TME allows the BIOS to specify a physical address range to remain unencrypted.
Software running on a TME enabled system has full visibility into all portions of
memory that are configured to be unencrypted by reading a configuration register in
the processor.
NOTE
Memory access to nonvolatile memory (Optane) is encrypted as well.
https://software.intel.com/sites/default/files/managed/a5/16/Multi-Key-Total-Memory-
Encryption-Spec.pdf
NOTE
A cold boot is required when enable/ disable TME feature on this platform.
A shadow stack is a second stack for the program that is used exclusively for control
transfer operations. This stack is separate from the data stack and can be enabled for
operation individually in user mode or supervisor mode.
The shadow stack is protected from tamper through the page table protections such
that regular store instructions cannot modify the contents of the shadow stack. To
provide this protection the page table protections are extended to support an
additional attribute for pages to mark them as “Shadow Stack” pages. When shadow
stacks are enabled, control transfer instructions/flows such as near call, far call, call to
interrupt/exception handlers, etc. store their return addresses to the shadow stack.
The RET instruction pops the return address from both stacks and compares them. If
the return addresses from the two stacks do not match, the processor signals a
control protection exception (#CP). Stores from instructions such as MOV, XSAVE, etc.
are not allowed to the shadow stack.
The ENDBR32 and ENDBR64 (collectively ENDBRANCH) are two new instructions that
are used to mark valid indirect CALL/JMP target locations in the program. This
instruction is a NOP on legacy processors for backward compatibility.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 41
R 12th Generation Intel® Core™ Processors—Technologies
The processor implements a state machine that tracks indirect JMP and CALL
instructions. When one of these instructions is seen, the state machine moves from
IDLE to WAIT_FOR_ENDBRANCH state. In WAIT_FOR_ENDBRANCH state the next
instruction in the program stream must be an ENDBRANCH. If an ENDBRANCH is not
seen the processor causes a control protection fault (#CP), otherwise the state
machine moves back to IDLE state.
https://software.intel.com/sites/default/files/managed/4d/2a/control-flow-
enforcement-technology-preview.pdf
The Software can wrap it own key via the ENCODEKEY instruction and receive a
handle. The handle is used with the AES*KL instructions to handle encrypt and
decrypt operations. Once a handle is obtained, the software can delete the original key
from memory.
Supervisor/user paging on the smaller Ring 0 portion will enforce access policy for all
the ring 3 code with regard to the SMM state save, MSR registers, IO ports and other
registers.
The Ring 0 portion can perform save/restore of register context to allow the Ring 3
section to make use of those registers without having access to the OS context or the
ability to modify the OS context.
The Ring 0 portion is signed and provided by Intel. This portion is attested by the
processor.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
42 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
• For E Cores The 1st level cache is not shared between physical cores and each
physical core has a separate set of caches.
• For E Cores The 2nd level cache is shared between 4 physical cores.
• The size of the LLC is SKU specific with a maximum of 3MB per P physical core or
4 E cores and is a 12-way associative cache.
E Cores 1st level cache is divided into a data cache (DFU) and an instruction cache
(IFU). The processor 1st level cache size is 64KB for data and 32KB for instructions.
The 1st level cache is an 8-way associative cache.
The 2nd level cache holds both data and instructions. It is also referred to as mid-level
cache or MLC. The P Cores 2nd level cache size is 1.25MB and is a 10-way non-
inclusive associative cache., 4 E Cores processors share 2MB 2nd level cache and is a
16-way non-inclusive. associative cache.
NOTES
1. L1 Data cache (DCU) - 48KB (P-core) - 64KB (E-Core)
2. L1 Instruction cache (IFU) - 32KB (P-Core) - 32KB (E-Core)
3. MLC - Mid Level Cache - 1.25MB (P-Core) - 2MB (shared by 4 E-Cores)
The Ring shares frequency and voltage with the Last Level Cache (LLC).
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 43
R 12th Generation Intel® Core™ Processors—Technologies
The Ring's frequency dynamically changes. Its frequency is relative to both processor
cores and processor graphics frequencies.
®
2.4.4 Intel Performance Hybrid Architecture
The processor contains two types of cores, denoted as P-Cores and E-Cores (P core is
a Performance core and E core is efficient core ).
The available instruction sets, when hybrid computing is enabled, is limited compared
to the instruction sets available to P-Cores.
The following instruction sets are available only when the P-Core are enabled:
• FP16 support
NOTE
Hybrid Computing may not be available on all SKUs.
To enable ITBMT 3.0 the processor exposes individual core capabilities; including
diverse maximum turbo frequencies.
An operating system that allows for varied per core frequency capability can then
maximize power savings and performance usage by assigning tasks to the faster
cores, especially on low core count workloads.
Processors enabled with these capabilities can also allow software (most commonly a
driver) to override the maximum per-core Turbo frequency limit and notify the
operating system via an interrupt mechanism.
For more information on the Intel® Turbo Boost Max 3.0 Technology, refer to http://
www.intel.com/content/www/us/en/architecture-and-technology/turbo-boost/turbo-
boost-max-technology.html
NOTE
Intel® Turbo Boost Max 3.0 Technology may not be available on all SKUs.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
44 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
each logical processor has its own architectural state with its own set of general-
purpose registers and control registers. This feature should be enabled using the BIOS
and requires operating system support.
NOTE
Intel® HT Technology may not be available on all SKUs.
Compared with previous generation products, Intel® Turbo Boost Technology 2.0 will
increase the ratio of application power towards Processor Base Power (a.k.a TDP) and
also allows to increase power above Processor Base Power (a.k.a TDP) as high as PL2
for short periods of time. Thus, thermal solutions and platform cooling that are
designed to less than thermal design guidance might experience thermal and
performance issues since more applications will tend to run at the maximum power
limit for significant periods of time.
NOTE
Intel® Turbo Boost Technology 2.0 may not be available on all SKUs.
When operating in turbo mode, the processor monitors its own power and adjusts the
processor and graphics frequencies to maintain the average power within limits over a
thermally significant time period. The processor estimates the package power for all
components on the package. In the event that a workload causes the temperature to
exceed program temperature limits, the processor will protect itself using the Adaptive
Thermal Monitor.
Illustration of Intel® Turbo Boost Technology 2.0 power control is shown in the
following sections and figures. Multiple controls operate simultaneously allowing
customization for multiple systems thermal and power limitations. These controls
allow for turbo optimizations within system constraints and are accessible using MSR,
MMIO, and PECI interfaces.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 45
R 12th Generation Intel® Core™ Processors—Technologies
Any of these factors can affect the maximum frequency for a given workload. If the
power, current, or thermal limit is reached, the processor will automatically reduce the
frequency to stay within its Processor Base Power (a.k.a TDP) limit. Turbo processor
frequencies are only active if the operating system is requesting the P0 state. For
more information on P-states and C-states, refer to Power Management on page 58.
NOTE
Because there is low transition latency between P-states, a significant number of
transitions per-second are possible.
® ®
2.4.9 Intel Thermal Velocity Boost (Intel TVB)
®
Intel Thermal Velocity Boost allows the processor IA core to opportunistically and
®
automatically increase the Intel Turbo Boost Technology 2.0 frequency speed bins
whenever processor temperature and voltage allows.
®
The Intel Thermal Velocity Boost feature is designed to increase performance of both
multi-threaded and singlethreaded workloads.
NOTE
® ®
Intel Thermal Velocity Boost (Intel TVB) may not be available on all SKUs.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
46 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
Intel® Advanced Vector Extensions (Intel® AVX) are designed to achieve higher
throughput to certain integer and floating point operation. Due to varying processor
power characteristics, utilizing AVX instructions may cause a) parts to operate below
the base frequency b) some parts with Intel® Turbo Boost Technology 2.0 to not
achieve any or maximum turbo frequencies. Performance varies depending on
hardware, software and system configuration and you should consult your system
manufacturer for more information.
NOTE
Intel® AVX and AVX2 Technologies may not be available on all SKUs.
NOTE
Intel® AVX and AVX2 Technologies may not be available on all SKUs.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 47
R 12th Generation Intel® Core™ Processors—Technologies
Specifically, x2APIC:
• Retains all key elements of compatibility to the xAPIC architecture:
— Delivery modes
— Interrupt and processor priorities
— Interrupt sources
— Interrupt destination types
• Provides extensions to scale processor addressability for both the logical and
physical destination modes
• Adds new features to enhance the performance of interrupt delivery
• Reduces the complexity of logical destination mode interrupt delivery on link
based architectures
The key enhancements provided by the x2APIC architecture over xAPIC are the
following:
• Support for two modes of operation to provide backward compatibility and
extensibility for future platform innovations:
— In xAPIC compatibility mode, APIC registers are accessed through memory
mapped interface to a 4K-Byte page, identical to the xAPIC architecture.
— In the x2APIC mode, APIC registers are accessed through the Model Specific
Register (MSR) interfaces. In this mode, the x2APIC architecture provides
significantly increased processor addressability and some enhancements on
interrupt delivery.
• Increased range of processor addressability in x2APIC mode:
— Physical xAPIC ID field increases from 8 bits to 32 bits, allowing for interrupt
processor addressability up to 4G-1 processors in physical destination mode. A
processor implementation of x2APIC architecture can support fewer than 32-
bits in a software transparent fashion.
— Logical xAPIC ID field increases from 8 bits to 32 bits. The 32-bit logical
x2APIC ID is partitioned into two sub-fields – a 16-bit cluster ID and a 16-bit
logical ID within the cluster. Consequently, ((2^20) - 16) processors can be
addressed in logical destination mode. Processor implementations can support
fewer than 16 bits in the cluster ID sub-field and logical ID sub-field in a
software agnostic fashion.
• More efficient MSR interface to access APIC registers:
— To enhance inter-processor and self-directed interrupt delivery as well as the
ability to virtualize the local APIC, the APIC register set can be accessed only
through MSR-based interfaces in x2APIC mode. The Memory Mapped IO
(MMIO) interface used by xAPIC is not supported in x2APIC mode.
• The semantics for accessing APIC registers have been revised to simplify the
programming of frequently-used APIC registers by system software. Specifically,
the software semantics for using the Interrupt Command Register (ICR) and End
Of Interrupt (EOI) registers have been modified to allow for more efficient delivery
and dispatching of interrupts.
• The x2APIC extensions are made available to system software by enabling the
local x2APIC unit in the “x2APIC” mode. To benefit from x2APIC capabilities, a new
operating system and a new BIOS are both needed, with special support for the
x2APIC mode.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
48 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
NOTE
Intel® x2APIC Technology may not be available on all SKUs.
®
2.4.14 Intel GMM and Neural Network Accelerator
GNA stands for Gaussian Mixture Model and Neural Network Accelerator.
The GNA is used to process speech recognition without user training sequence. The
GNA is designed to unload the processor cores and the system memory with complex
speech recognition tasks and improve the speech recognition accuracy. The GNA is
designed to compute millions of Gaussian probability density functions per second
without loading the processor cores while maintaining low power consumption.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 49
R 12th Generation Intel® Core™ Processors—Technologies
CPU CPU
Core0 Core1
DRAM
Memory Bus
CPU CPU
Core2 Core3
Memory Bus
SRAM GNA
DSP
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
50 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
The Cache Line Write Back (CLWB) instruction is documented in the Intel®
Architecture Instruction Set Extensions Programming Reference (future architectures):
https://software.intel.com/sites/default/files/managed/b4/3a/319433-024.pdf
A single RAR operation can invalidate multiple memory pages in the TLB.
A TLB (Translation Lookaside Buffer) is a per-core cache that holds mappings from
virtual to physical addresses.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 51
R 12th Generation Intel® Core™ Processors—Technologies
®
2.5 Intel Image Processing Unit
®
2.5.2 Intel Image Processing Unit
IPU6 is Intel's 6th generation solution for an Imaging Processing Unit, providing
®
advanced imaging functionality for Intel Core™ branded processors, as well as more
specialized functionality for High Performance Mobile Phones, Automotive, Digital
Surveillance Systems (DSS), and other market segments.
IPU6 provides a complete high quality hardware accelerated pipeline, and is therefore
not dependent on algorithms running on the vector processors to provide the highest
quality output.
• H/P/U - Processor Lines has the most advance IPU6
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
52 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
Intel® VTune™ Amplifier for Systems and the Intel® System Debugger are part of
Intel® System Studio 2015 (and newer) product, which includes updates for the new
debug and trace features, including Intel® PT and Intel® Trace Hub.
An update to the Linux* performance utility, with support for Intel® PT, is available for
download at https://github.com/virtuoso/linux-perf/tree/intel_pt. It requires
rebuilding the kernel and the perf utility.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 53
R 12th Generation Intel® Core™ Processors—Technologies
Exposure of SoC state snapshot for atomic monitoring of package power states,
uninterrupted by software that reads.
The Telemetry Aggregator is also a companion to the CrashLog feature where data is
captured about the SoC at the point of a crash. These counters can provide insights
into the nature of the crash.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
54 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
• Ring
• Graphics (GT)
• Memory Controller (MC)
• System Agent (SA)
By integrating the BCLK PLL into the processor die, a cleaner clock is achieved at a
lower power compared to the legacy PCH BCLK PLL solution.
The BCLK PLL has controls for RFI/EMI mitigations as well as Overclocking capabilities.
Standard Operating Systems generally recognize individual PCIe Devices and load
individual drivers. This is undesirable in some cases such as, for example, when there
are several PCIe-based hard-drives connected to a platform where the user wishes to
configure them as part of a RAID array. The Operating System current treats
individual hard-drives as separate volumes and not part of a single volume.
In other words, the Operating System requires multiple PCIe devices to have multiple
driver instances, making volume management across multiple host bus adapters
(HBAs) and driver instances difficult.
Overview
Intel Volume Management Device technology does this by obscuring each storage
controller from the OS, while allowing a single driver to be loaded that would control
each storage controller.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 55
R 12th Generation Intel® Core™ Processors—Technologies
Intel Volume Management technology requires support in BIOS and driver, memory
and configuration space management.
A Volume Management Device (VMD) exposes a single device to the operating system,
which will load a single storage driver. The VMD resides in the processor's PCIe root
complex and it appears to the OS as a root bus integrated endpoint. In the processor,
the VMD is in a central location to manipulate access to storage devices which may be
attached directly to the processor or indirectly through the PCH. Instead of allowing
individual storage devices to be detected by the OS and therefore causing the OS to
load a separate driver instance for each, VMD provides configuration settings to allow
specific devices and root ports on the root bus to be invisible to the OS.
Access to these hidden target devices is provided by the VMD to the single, unified
driver.
Features Supported
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
56 Doc. No.: 655258, Rev.: 008
Technologies—12th Generation Intel® Core™ Processors R
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 57
R 12th Generation Intel® Core™ Processors—Power Management
G0 - Working
S0 – processor Powered On
C0 – Active
P0
Pn
C1 – Auto Halt
G1- sleeping
G2 - soft off
G3 – Mechanical off
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
58 Doc. No.: 655258, Rev.: 008
Power Management—12th Generation Intel® Core™ Processors R
Full On: CPU operating. Individual devices may be shut to save power. The different CPU
G0/S0/C0
operating levels are defined by Cx states.
GO/S0/Cx Cx state: CPU manages C-states by itself and can be in low power state
Suspend-To-RAM (STR): The system context is maintained in system DRAM, but power
is shut to non-critical circuits. Memory is retained, and refreshes continue. All external
G1/S3 clocks are shut off; RTC clock and internal ring oscillator clocks are still toggling.
In S3, SLP_S3 signal stays asserted, SLP_S4 and SLP_S5 are inactive until a wake occurs.
Suspend-To-Disk (STD): The context of the system is maintained on the disk. All power
is then shut to the system except to the logic required to resume. Externally appears same
G1/S4 as S5 but may have different wake events.
In S4, SLP_S3 and SLP_S4 both stay asserted and SLP_S5 is inactive until a wake occurs.
Soft Off: System context not maintained. All power is shut except for the logic required to
G2/S5
restart. A full boot is required when waking.
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 59
R 12th Generation Intel® Core™ Processors—Power Management
State Description
Here, SLP_S3, SLP_S4, and SLP_S5 are all active until a wake occurs.
Mechanical OFF: System context not maintained. All power shut except for the RTC. No
“Wake” events are possible because the system does not have any power. This state occurs
G3 if the user removes the batteries, turns off a mechanical switch, or if the system power
supply is at a level that is insufficient to power the “waking” logic. When system power
returns the transition will depend on the state just prior to the entry to G3.
Pre-Charge Power Down CKE de-asserted (not self-refresh) with all banks
closed.
G0 S0 C0 Full On On Full On
Deep Power
G0 S0 C6 On Deep Power Down
Down
NOTE
1. PkgC2/C3 are non-architectural: software cannot request to enter these states
explicitly. These states are intermediate states between PkgC0 and PkgC6.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
60 Doc. No.: 655258, Rev.: 008
Power Management—12th Generation Intel® Core™ Processors R
Enhanced Intel SpeedStep® Technology enables OS to control and select P-state. For
more information, refer to Enhanced Intel SpeedStep® Technology on page 46.
CAUTION
Long-term reliability cannot be assured unless all the Low-Power Idle States are
enabled.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 61
R 12th Generation Intel® Core™ Processors—Power Management
While individual threads can request low-power C-states, power saving actions only
take place once the processor IA core C-state is resolved. processor IA core C-states
are automatically resolved by the processor. For thread and processor IA core C-
states, a transition to and from C0 state is required before entering any other C-state.
For legacy operating systems, P_LVLx I/O reads are converted within the processor to
the equivalent MWAIT C-state request. Therefore, P_LVLx reads do not directly result
in I/O reads to the system. The feature, known as I/O MWAIT redirection, should be
enabled in the BIOS..
The BIOS can write to the C-state range field of the PMG_IO_CAPTURE MSR to restrict
the range of I/O addresses that are trapped and emulate MWAIT like functionality. Any
P_LVLx reads outside of this range do not cause an I/O redirection to MWAIT(Cx) like
the request. They fall through like a normal I/O instruction.
When P_LVLx I/O instructions are used, MWAIT sub-states cannot be defined. The
MWAIT sub-state is always zero if I/O MWAIT redirection is used. By default, P_LVLx
I/O redirections enable the MWAIT 'break on EFLAGS.IF’ feature that triggers a wake
up on an interrupt, even if interrupts are masked by EFLAGS.IF.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
62 Doc. No.: 655258, Rev.: 008
Power Management—12th Generation Intel® Core™ Processors R
Processor IA, flush their L1 instruction cache, the L1 data cache, and L2
MWAIT(C6/C8/10)
cache to the LLC shared cache cores save their architectural state to an
C6-C10 or IO
SRAM before reducing IA cores voltage, if possible may also be reduced to
read=P_LVL3//6/8
0V. Core clocks are off.
In general, deeper C-states, such as C6, have long latencies and have higher energy
entry/exit costs. The resulting performance and energy penalties become significant
when the entry/exit frequency of a deeper C-state is high. Therefore, incorrect or
inefficient usage of deeper C-states have a negative impact on battery life and idle
power. To increase residency and improve battery life and idle power in deeper C-
states, the processor supports C-state auto-demotion.
C-State auto-demotion:
• C6 to C1/C1E
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 63
R 12th Generation Intel® Core™ Processors—Power Management
The processor exits a package C-state when a break event is detected. Depending on
the type of break event, the processor does the following:
• If a processor IA core break event is received, the target processor IA core is
activated and the break event message is forwarded to the target processor IA
core.
— If the break event is not masked, the target processor IA core enters the
processor IA core C0 state and the processor enters package C0.
— If the break event is masked, the processor attempts to re-enter its previous
package state.
• If the break event was due to a memory access or snoop request,
— But the platform did not request to keep the processor in a higher package C-
state, the package returns to its previous C-state.
— And the platform requests a higher power C-state, the memory access or
snoop request is serviced and the package remains in the higher power C-
state.
Package C0
Package c2
Welcome to Visio
Top tips for a simpler way to work
Package C3* Package C6 Package C8 Package C10
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
64 Doc. No.: 655258, Rev.: 008
Power Management—12th Generation Intel® Core™ Processors R
Package
Description Dependencies
C state
Processor Graphic in RC0 (Graphics active state) or RC6 (Graphics Core power
down state).
Package C8 + display in PSR or powered, all VRs at PS4 + crystal clock off. Package C8.
The processor will enter Package C10 when: All IA cores in C8 or deeper.
PKG
• All IA cores in C10 + Processor Graphic cores in RC6. Display in PSR or powered off1.
C10
• The platform components/devices allow proper LTR for entering Package All VRs at PS4.
C10. Crystal clock off.
Note: Display In PSR is only on single embedded panel configuration and panel support PSR feature.
The Processor may demote the Package C state to a shallower C state, for example
instead of going into package C10, it will demote to package C8 (and so on as
required). The processor decision to demote the package C state is based on the
required C states latencies, entry/exit energy/power and devices LTR.
Modern Standby
Modern Standby is a platform state. On display time out the OS requests the
processor to enter package C10 and platform devices at RTD3 (or disabled) in order to
attain low power in idle. Modern Standby requires proper BIOS and OS configuration.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 65
R 12th Generation Intel® Core™ Processors—Power Management
NOTE
Display resolution is not the only factor influencing the deepest Package C-state the
processor can get into. Device latencies, interrupt response latencies, and core C-
states are among other factors that influence the final package C-state the processor
can enter.
This feature is the new power feature which allows the processor to read VCCIN Aux
average current via the IMVP9.1 controller over SVID.
It allows the processor to get an accurate power estimation of VCCIN Aux, which is
reflected in more accurate package power reporting and better accuracy in meeting
the package power limits (PL1, PL2, and PL3).
VCCIN Aux IMON CPU strap will be enabled by default for best performance and
power.
Intel® Rapid Memory Power Management (Intel® RMPM) conditionally places memory
into self-refresh when the processor is in package C3 or deeper power state to allow
the system to remain in the deeper power states longer for memory not reserved for
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
66 Doc. No.: 655258, Rev.: 008
Power Management—12th Generation Intel® Core™ Processors R
Intel® DRRS provides a mechanism where the monitor is placed in a slower refresh
rate (the rate at which the display is updated). The system is smart enough to know
that the user is not displaying either 3D or media like a movie where specific refresh
rates are required. The technology is very useful in an environment such as a plane
where the user is in battery mode doing E-mail, or other standard office applications.
It is also useful where the user may be viewing web pages or social media sites while
in battery mode.
Smooth Brightness
The Smooth Brightness feature is the ability to make fine grained changes to the
screen brightness. All Windows* 10\11 system that support brightness control are
required to support Smooth Brightness control and it should be supporting 101 levels
of brightness control. Apart from the Graphics driver changes, there may be few
System BIOS changes required to make this feature functional.
The Intel® DPST technique achieves back-light power savings while maintaining a
good visual experience. This is accomplished by adaptively enhancing the displayed
image while decreasing the back-light brightness simultaneously. The goal of this
technique is to provide equivalent end-user-perceived image quality at a decreased
back-light power level.
1. The original (input) image produced by the operating system or application is
analyzed by the Intel® DPST subsystem. An interrupt to Intel® DPST software is
generated whenever a meaningful change in the image attributes is detected. (A
meaningful change is when the Intel® DPST software algorithm determines that
enough brightness, contrast, or color change has occurred to the displaying
images that the image enhancement and back-light control needs to be altered.)
2. Intel® DPST subsystem applies an image-specific enhancement to increase image
contrast, brightness, and other attributes.
3. A corresponding decrease to the back-light brightness is applied simultaneously to
produce an image with similar user-perceived quality (such as brightness) as the
original image.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 67
R 12th Generation Intel® Core™ Processors—Power Management
Intel® DPST 7.0 has improved power savings without adversely affecting the
performance.
Low-power single pipe is a power conservation feature that helps save power by
keeping the inactive pipes powered OFF. This feature is enabled only in a single display
configuration without any scaling functionalities. This feature is supported from 4th
Generation Intel® Core™ processor family onwards. LPSP is achieved by keeping a
single pipe enabled during eDP* only with minimal display pipeline support. This
feature is panel independent and works with any eDP panel (port A) in single display
mode.
Intel® S2DDT reduces display refresh memory traffic by reducing memory reads
required for display refresh. Power consumption is reduced by less accesses to the
IMC. Intel S2DDT is only enabled in single pipe mode.
Intel® Turbo Boost Technology 2.0 is the ability of the processor IA cores and graphics
(Graphics Dynamic Frequency) cores to opportunistically increase frequency and/or
voltage above the guaranteed processor and graphics frequency for the given part.
Intel® Graphics Dynamic Frequency is a performance feature that makes use of
unused package power and thermals to increase application performance. The
increase in frequency is determined by how much power and thermal budget is
available in the package, and the application demand for additional processor or
graphics performance. The processor IA core control is maintained by an embedded
controller. The graphics driver dynamically adjusts between P-States to maintain
optimal performance, power, and thermals. The graphics driver will always place the
graphics engine in its lowest possible P-State. Intel® Graphics Dynamic Frequency
requires BIOS support. Additional power and thermal budget should be available.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
68 Doc. No.: 655258, Rev.: 008
Power Management—12th Generation Intel® Core™ Processors R
Dynamic FPS (DFPS) or dynamic frame-rate control is a runtime feature for improving
power-efficiency for 3D workloads. Its purpose is to limit the frame-rate of full screen
3D applications without compromising on user experience. By limiting the frame rate,
the load on the graphics engine is reduced, giving an opportunity to run the Processor
Graphics at lower speeds, resulting in power savings. This feature works in both
AC/DC modes.
Before changing the DDR data rate, the processor sets DDR to self-refresh and
changes the needed parameters. The DDR voltage remains stable and unchanged.
BIOS/MRC DDR training at maximum, mid and minimum frequencies sets I/O and
timing parameters.
NOTE
Intel® System Agent Enhanced Speed Step® is not enabled for S-Processor 125W SKU
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 69
R 12th Generation Intel® Core™ Processors—Power Management
NOTE
An increase in power consumption may be observed when PCI Express* ASPM
capabilities are disabled.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
70 Doc. No.: 655258, Rev.: 008
Power Management—12th Generation Intel® Core™ Processors R
Allowed
TCSS Power
Package C Device Attached Description
State
Status
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 71
R 12th Generation Intel® Core™ Processors—Thermal Management
CAUTION
Thermal specifications given in this chapter are on the component and package level
and apply specifically to the processor. Operating the processor outside the specified
limits may result in permanent damage to the processor and potentially other
components in the system.
Note: The System on Chip processor integrates multiple compute cores and I/O on a
single package. Platform support for specific usage experiences may require additional
concurrency power to be considered when designing the power delivery and thermal
sustained system capability.
The processor integrates multiple processing IA cores, graphics cores and for some
SKUs a PCH on a single package. This may result in power distribution differences
across the package and should be considered when designing the thermal solution.
®
Intel Turbo Boost Technology 2.0 allows processor IA cores to run faster than the
base frequency. It is invoked opportunistically and automatically as long as the
processor is conforming to its temperature, power, power delivery, and current control
limits. When Intel® Turbo Boost Technology 2.0 is enabled:
• The processor may exceed the Processor Base Power (a.k.a TDP) for short
durations to utilize any available thermal capacitance within the thermal solution.
The duration and time of such operation can be limited by platform runtime
configurable registers within the processor.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
72 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
• Graphics peak frequency operation is based on the assumption of only one of the
graphics domains (GT/GTx) being active. This definition is similar to the IA core
Turbo concept, where peak turbo frequency can be achieved when only one IA
core is active. Depending on the workload being applied and the distribution
across the graphics domains the user may not observe peak graphics frequency
for a given workload or benchmark.
• Thermal solutions and platform cooling that is designed to less than thermal
design guidance may experience thermal and performance issues.
NOTE
Intel® Turbo Boost Technology 2.0 availability may vary between the different SKUs.
The package power control settings of PL1, PL2, PL3, PL4, and Tau allow the designer
to configure Intel® Turbo Boost Technology 2.0 to match the platform power delivery
and package thermal solution limitations.
• Power Limit 1 (PL1): A threshold for average power that will not exceed -
recommend to set to equal Processor Base Power (a.k.a TDP). PL1 should not be
set higher than thermal solution cooling limits.
• Power Limit 2 (PL2): A threshold that if exceeded, the PL2 rapid power limiting
algorithms will attempt to limit the spike above PL2.
• Power Limit 3 (PL3): A threshold that if exceeded, the PL3 rapid power limiting
algorithms will attempt to limit the duty cycle of spikes above PL3 by reactively
limiting frequency. This is an optional setting
• Power Limit 4 (PL4): A limit that will not be exceeded, the PL4 power limiting
algorithms will preemptively limit frequency to prevent spikes above PL4.
• Turbo Time Parameter (Tau): An averaging constant used for PL1 exponential
weighted moving average (EWMA) power calculation.
NOTES
1. Implementation of Intel® Turbo Boost Technology 2.0 only requires configuring
PL1, PL1, Tau and PL2.
2. PL3 and PL4 are disabled by default.
3. The Intel Dynamic Tuning (DTT) is recommended for performance improvement in
mobile platforms. Dynamic Tuning is configured by system manufacturers
dynamically optimizing the processor power based on the current platform thermal
and power delivery conditions. Contact Intel Representatives for enabling details.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 73
R 12th Generation Intel® Core™ Processors—Thermal Management
Time
Note1: Optional Feature, default is disabled
When the Psys signal is properly implemented, the system designer can utilize the
package power control settings of PsysPL1, PsysPL1 Tau, PsysPL2, and PsysPL3 for
additional manageability to match the platform power delivery and platform thermal
solution limitations for Intel® Turbo Boost Technology 2.0. The operation of the
PsysPL1, PsysPL1 Tau, PsysPL2 and PsysPL3 are analogous to the processor power
limits described in Package Power Control on page 73.
• Platform Power Limit 1 (PsysPL1): A threshold for average platform power
that will not be exceeded - recommend to set to equal platform thermal capability.
• Platform Power Limit 2 (PsysPL2): A threshold that if exceeded, the PsysPL2
rapid power limiting algorithms will attempt to limit the spikes above PsysPL2.
• Platform Power Limit 3 (PsysPL3): A threshold that if exceeded, the PsysPL3
rapid power limiting algorithms will attempt to limit the duty cycle of spikes above
PsysPL3 by reactively limiting frequency.
• PsysPL1 Tau: An averaging constant used for PsysPL1 exponential weighted
moving average (EWMA) power calculation.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
74 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
• The Psys signal and associated power limits / Tau are optional for the system
designer and disabled by default.
• The Psys data will not include power consumption for charging.
• The Intel Dynamic Tuning (DTT) is recommended for performance improvement in
mobile platforms. Dynamic Tuning is configured by system manufacturers
dynamically optimizing the processor power based on the current platform thermal
and power delivery conditions. Contact Intel Representatives for enabling details.
NOTE
Assured Power (cTDP) is not battery life improvement technologies.
NOTE
Assured Power) availability may vary between the different SKUs.
With Assured Power, the processor is capable of altering the maximum sustained
power with an alternate processor IA core base frequency. Assured Power allows
operation in situations where extra cooling is available or situations where a cooler
and quieter mode of operation is desired.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 75
R 12th Generation Intel® Core™ Processors—Thermal Management
Processor Base The time-averaged power dissipation that the processor is validated to not exceed
Power during manufacturing while executing an Intel-specified high complexity workload at
Base Frequency and at the maximum junction temperature as specified inProcessor
Line Power and Frequency Specifications on page 85
Note: The System on Chip processor integrates multiple compute cores and I/O on a
single package. Platform support for specific usage experiences may require additional
concurrency power to be considered when designing the power delivery and thermal
sustained system capability.
Maximum Assured Maximum Assured Power ( a.k.a cTDP UP) is a specific processor IA core option, where
Power manufacturing confirms logical functionality within the set of operating condition limits
specified for the SKU segment.
Refer to Processor Line Power and Frequency Specifications on page 85. The Maximum
Assured Power (a.k.a cTDP-Up) Frequency and corresponding Processor Base Power is
higher than the processor IA core Base Frequency and SKU Segment Base on the
Processor Base Power.
Minimum Assured Minimum Assured Power ( a.k.a cTDP Down) is a specific processor IA core option,
Power where manufacturing confirms logical functionality within the set of operating condition
limits specified for the SKU segment.
Refer to Processor Line Power and Frequency Specifications on page 85. The Minimum
Assured Power ( a.k.a cTDP-Down) Frequency and corresponding Processor Base Power
(a.k.a TDP) is lower than the processor IA core Base Frequency and SKU Segment
Processor Base Power.
In each mode, the Intel® Turbo Boost Technology 2.0 power limits are reprogrammed
along with a new OS controlled frequency range. The Intel Dynamic Tuning driver
assists in Processor Base Power (a.k.a TDP) operation by adjusting processor PL1
dynamically. The Assured Power (cTDP) mode does not change the maximum per-
processor IA core turbo frequency.
The purpose of the Adaptive Thermal Monitor is to reduce processor IA core power
consumption and temperature until it operates below its maximum operating
temperature. Processor IA core power reduction is achieved by:
• Adjusting the operating frequency (using the processor IA core ratio multiplier)
and voltage.
• Modulating (starting and stopping) the internal processor IA core clocks (duty
cycle).
The Adaptive Thermal Monitor can be activated when the package temperature,
monitored by any Digital Thermal Sensor (DTS), meets its maximum operating
temperature. The maximum operating temperature implies maximum junction
temperature TjMAX.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
76 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
Reaching the maximum operating temperature activates the Thermal Control Circuit
(TCC). When activated the TCC causes both the processor IA core and graphics core to
reduce frequency and voltage adaptively. The Adaptive Thermal Monitor will remain
active as long as the package temperature remains at its specified limit. Therefore,
the Adaptive Thermal Monitor will continue to reduce the package frequency and
voltage until the TCC is de-activated.
TjMAX is factory calibrated and is not user configurable. The default value is software
visible in the TEMPERATURE_TARGET (0x1A2) MSR, bits [23:16].
The Adaptive Thermal Monitor does not require any additional hardware, software
drivers, or interrupt handling routines. It is not intended as a mechanism to maintain
processor thermal control to PL1 = Processor Base Power. The system design should
provide a thermal solution that can maintain normal operation when PL1 = Processor
Base Power within the intended usage range.
TCC Activation Offset can be set as an offset from TjMAX to lower the onset of TCC
and Adaptive Thermal Monitor. In addition, there is an optional time window (Tau) to
manage processor performance at the TCC Activation offset value via an EWMA
(Exponential Weighted Moving Average) of temperature. For more information on TCC
Activation offset.
If enabled, the offset should be set lower than any other passive protection such as
ACPI _PSV trip points
To manage the processor with the EWMA (Exponential Weighted Moving Average) of
temperature, an offset (degrees Celsius) is written to the TEMPERATURE_TARGET
(0x1A2) MSR, bits [29:24], and the time window (Tau) is written to the
TEMPERATURE_TARGET (0x1A2) MSR [6:0]. The Offset value will be subtracted from
the value found in bits [23:16] and be the temperature.
The processor will manage to this average temperature by adjusting the frequency of
the various domains. The instantaneous Tj can briefly exceed the average
temperature. The magnitude and duration of the overshoot is managed by the time
window value (Tau).
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 77
R 12th Generation Intel® Core™ Processors—Thermal Management
Once the temperature has dropped below the trigger temperature, the operating
frequency and voltage will transition back to the normal system operating point.
Once a target frequency/bus ratio is resolved, the processor IA core will transition to
the new target automatically.
• On an upward operating point transition, the voltage transition precedes the
frequency transition.
• On a downward transition, the frequency transition precedes the voltage
transition.
• The processor continues to execute instructions. However, the processor will halt
instruction execution for frequency transitions.
Clock Modulation
Clock modulation will not be activated by the Package average temperature control
mechanism.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
78 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
Thermal Throttling
As the processor approaches TJMax a throttling mechanisms will engage to protect the
processor from over-heating and provide control thermal budgets.
Achieving this is done by reducing IA and other subsystem agent's voltages and
frequencies in a gradual and coordinated manner that varies depending on the
dynamics of the situation. IA frequencies and voltages will be directed down as low as
LFM (Lowest Frequency Mode). In relatively rare cases, the processor may take
throttle actions on the IO domain, which includes IO fabrics and device throttling, that
are designed to avoid shutdown of the system. Further restricts are possible via
Thermal Trolling point (TT1) under conditions where thermal budget cannot be re-
gained fast enough with voltages and frequencies reduction alone. TT1 keeps the
same processor voltage and clock frequencies the same yet skips clock edges to
produce effectively slower clocking rates. This will effectively result in observed
frequencies below LFM on the Windows PERF monitor.
Each processor has multiple on-die Digital Thermal Sensor (DTS) that detects the
processor IA, GT and other areas of interest instantaneous temperature.
Unlike traditional thermal devices, the DTS outputs a temperature relative to the
maximum supported operating temperature of the processor (TjMAX), regardless of
TCC activation offset. It is the responsibility of software to convert the relative
temperature to an absolute temperature. The absolute reference temperature is
readable in the TEMPERATURE_TARGET (0x1A2) MSR. The temperature returned by
the DTS is an implied negative integer indicating the relative offset from TjMAX. The
DTS does not report temperatures greater than TjMAX. The DTS-relative temperature
readout directly impacts the Adaptive Thermal Monitor trigger point. When a package
DTS indicates that it has reached the TCC activation (a reading of 0x0, except when
the TCC activation offset is changed), the TCC will activate and indicate an Adaptive
Thermal Monitor event. A TCC activation will lower both processor IA core and
graphics core frequency, voltage, or both. Changes to the temperature can be
detected using two programmable thresholds located in the processor thermal MSRs.
These thresholds have the capability of generating interrupts using the processor IA
core's local APIC. Refer to the Intel 64 Architectures Software Developer’s Manual for
specific register and programming details.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 79
R 12th Generation Intel® Core™ Processors—Thermal Management
The error associated with DTS measurements will not exceed ±5 °C within the entire
operating range.
Digital Thermal Sensor based fan speed control (TFAN) is a recommended feature to
achieve optimal thermal performance. At the TFAN temperature, Intel recommends full
cooling capability before the DTS reading reaches TjMAX.
The PROCHOT# (processor hot) signal is asserted by the processor when the TCC is
active. Only a single PROCHOT# pin exists at a package level. When any DTS
temperature reaches the TCC activation temperature, the PROCHOT# signal will be
asserted. PROCHOT# assertion policies are independent of Adaptive Thermal Monitor
enabling.
The PROCHOT# signal should be set to input only by default. In this state, the
processor will only monitor PROCHOT# assertions and respond by setting the
maximum frequency to 10Khz.
The following two features are enabled when PROCHOT is set to Input only:
• Fast PROCHOT: Respond to PROCHOT# within 1uS of PROCHOT# pin assertion,
reducing the processor power.
• PROCHOT Demotion Algorithm: designed to improve system performance
during multiple PROCHOT assertions.
By default, the PROCHOT# signal is set to input only. When configured as an input or
bi-directional signal, PROCHOT# can be used for thermally protecting other platform
components should they overheat as well. When PROCHOT# is driven by an external
device:
• The package will immediately transition to the lowest P-State (Pn) supported by
the processor IA cores and graphics cores. This is contrary to the internally-
generated Adaptive Thermal Monitor response.
• Clock modulation is not activated.
The processor package will remain at the lowest supported P-state until the system
de-asserts PROCHOT#. The processor can be configured to generate an interrupt upon
assertion and de-assertion of the PROCHOT# signal.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
80 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
PROCHOT# may be used for thermal protection of voltage regulators (VR). System
designers can create a circuit to monitor the VR temperature and assert PROCHOT#
and, if enabled, activate the TCC when the temperature limit of the VR is reached.
When PROCHOT# is configured as a bi-directional or input only signal, if the system
assertion of PROCHOT# is recognized by the processor, results in power reduction.
Power reduction down to LFM and duration of the platform PROCHOT# assertion
supported by the processor IA cores and graphics cores. Systems should still provide
proper cooling for the VR and rely on bi-directional PROCHOT# only as a backup in
case of system cooling failure. Overall, the system thermal design should allow the
power delivery circuitry to operate within its temperature specification even while the
processor is operating at its Processor Base Power.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 81
R 12th Generation Intel® Core™ Processors—Thermal Management
The processor provides an auxiliary mechanism that allows system software to force
the processor to reduce its power consumption using clock modulation. This
mechanism is referred to as “On-Demand” mode and is distinct from Adaptive Thermal
Monitor and bi-directional PROCHOT#. The processor platforms should not rely on
software usage of this mechanism to limit the processor temperature. On-Demand
Mode can be accomplished using processor MSR or chipset I/O emulation. On-Demand
Mode may be used in conjunction with the Adaptive Thermal Monitor. However, if the
system software tries to enable On-Demand mode at the same time the TCC is
engaged, the factory configured the duty cycle of the TCC will override the duty cycle
selected by the On-Demand mode. If the I/O based and MSR-based On-Demand
modes are in conflict, the duty cycle selected by the I/O emulation-based On-Demand
mode will take precedence over the MSR-based On-Demand Mode.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
82 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
I/O emulation-based clock modulation provides legacy support for operating system
software that initiates clock modulation through I/O writes to ACPI defined processor
clock control registers on the chipset (PROC_CNT). Thermal throttling using this
method will modulate all processor IA cores simultaneously.
P-Unit firmware is responsible for aggregating DRAM temperature sources into a per-
DIMM reading as well as an aggregated virtual 'max' sensor reading. At reset, MRC
communicates to the MC the valid channels and ranks as well as DRAM type. At that
time, Punit firmware sets up a valid channel and rank mask that is then used in the
thermal aggregation algorithm to produce a single maximum temperature
The MRC will natively interface with MR4 or MPR readings to adjust DRAM refresh rate
as needed to maintain data integrity. This capability is enabled by default and occurs
automatically. Direct override of this capability is available for debug purposes, but
this cannot be adjusted during runtime.
Control for bandwidth throttling is available through the memory controller. Software
may program a percentage bandwidth target at the current operating frequency and
that used to throttle read and write commands based on the maximum memory
MPR/MR4 reading.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 83
R 12th Generation Intel® Core™ Processors—Thermal Management
Note Definition
The Processor Base Power (a.k.a TDP) and Assured Power (cTDP) values are the average power
dissipation in junction temperature operating condition limit, for the SKU Segment and
1 Configuration, for which the processor is validated during manufacturing when executing an
associated Intel-specified high-complexity workload at the processor IA core frequency
corresponding to the configuration and SKU.
Thermal workload (Processor Base Power (a.k.a TDP)) may consist of a combination of processor IA
2
core intensive and graphics core intensive applications.
3 Can be modified at runtime by MSR writes, with MMIO and with PECI commands.
'Turbo Time Parameter' is a mathematical parameter (units of seconds) that controls the processor
4 turbo algorithm using a moving average of energy usage. Do not set the Turbo Time Parameter to a
value less than 0.1 seconds. refer to Platform Power Control on page 74 for further information.
The shown limit is a time averaged-power, based upon the Turbo Time Parameter. Absolute product
5
power may exceed the set limits for short durations or under virus or uncharacterized workloads.
The Processor will be controlled to a specified power limit as described in Intel® Turbo Boost
Technology 2.0 Power Monitoring on page 45. If the power value and/or 'Turbo Time Parameter' is
6
changed during runtime, it may take a short period of time (approximately 3 to 5 times the 'Turbo
Time Parameter') for the algorithm to settle at the new control limits.
7 This is a hardware default setting and not a behavioral characteristic of the part.
8 For controllable turbo workloads, the PL2 limit may be exceeded for up to 10ms.
LPM power level is an opportunistic power and is not a guaranteed value as usages and
9
implementations may vary.
Power limits may vary depending on if the product supports the Minimum Assured Power (cTDP
10 Down) and/or Maximum Assured Power (cTDP Up) modes. Default power limits can be found in the
PKG_PWR_SKU MSR (614h).
The processor die do not reach maximum sustained power simultaneously since the sum of the 2
11 die's estimated power budget is controlled to be equal to or less than the package Processor Base
Power (a.k.a TDP) (PL1) limit.
Minimum Assured Power(cTDP Down) power is based on 96EU equivalent graphics configuration.
12 Minimum Assured Power(cTDP Down) does not decrease the number of active Processor Graphics
EUs but relies on Power Budget Management (PL1) to achieve the specified power level.
Possessor Base Power (a.k.a TDP) workload does not reflect various I/O connectivity cases such as
15
Thunderbolt.
Hardware default of PL1 Tau=1s, By including the benefits available from power and thermal
16
management features the recommended is to use PL1 Tau=28s.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
84 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
H- Maximum Assured
2.7GHz 65
Processor Power
Line
BGA P-Core 2.3GHz
300MHz 45
6+4 Core 45W E-Core 1.7GHz
Minimum Assured
1.1GHz 35
Power
Minimum Assured
1.4GHz 20
Power
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 85
R 12th Generation Intel® Core™ Processors—Thermal Management
Processor
Segment
IA/GT Cores, Processor IA Graphics Core Processor Base
and Configuration Notes
and Processor Core Frequency Frequency Power [w]
Package
Base Power
1.7GHz up to
P-Core
2.2GHz
300MHz 28 1,9,10,
4+8 Core 28W 1.2GHz up to 11,12,
E-Core
1.6GHz 15
P-Core 1.5GHz
300MHz 28 1,9,10,
2+8 Core 28W E-Core 1.1Ghz 11,12,
15
Minimum Assured
1.0GHz 20
Power
Table 13. Processor Base Power (TDP) and Frequency Specifications(U-Processor Line)
Processor
Segment
IA/GT Cores, Processor IA Graphics Core Processor Base
and Configuration Notes
and Processor Core Frequency Frequency Power [w]
Package
Base Power
U- Maximum Assured
2.5GHz 28
Processor Power
Line BGA
P-Core 1.2GHz
300MHz 15 1,9,10,
2+4 Core 15W E-Core 0.9GHz 11,12,
15
Minimum Assured
0.8GHz 12
Power
U- Maximum Assured
2.5GHz 28
Processor Power 1,9,10,
Line BGA 1+4 Core 15W 300MHz 11,12,
1.1GHz up to 15
P-Core 15
1.2GHz
continued...
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
86 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
Processor
Segment
IA/GT Cores, Processor IA Graphics Core Processor Base
and Configuration Notes
and Processor Core Frequency Frequency Power [w]
Package
Base Power
E-Core 0.9GHz
Table 14. Processor Base Power (TDP) and Frequency Specifications (U 9W-Processor
Line)
Processor
Segment
IA /GT Cores, Processor IA Graphics Core Processor Base
and Configuration Notes
and Processor Core Frequency Frequency Power [w]
Package
Base Power
U- Maximum Assured
1.7GHz 15
Processor Power
Line BGA 300MHz 1,9,10,
P-Core 1.0GHz
2+4 Core 9W 11,12,
9
15
E-Core 0.7GHz
U- Maximum Assured
1.6GHz 15
Processor Power
Line BGA 300MHz 1,9,10,
P-Core 1.0GHz
1+4 Core 9W 11,12,
9
15
E-Core 0.7GHz
Table 15. Processor Base Power (TDP) and Frequency Specifications (S-Processor Line)
Processor
Processor
Segment and IA/GT Cores, Processor IA Graphics Core
Configuration Base Power Notes
Package and Processor Core Frequency Frequency
[w]
Base Power
P-Core 3.2GHz
300MHZ 125 1,9,10,
S-Processor Line
8+8 Core 125W E-Core 2.4GHz 11,12,
LGA
15
LFM 400MHZ 300MHZ N/A
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 87
R 12th Generation Intel® Core™ Processors—Thermal Management
Processor
Processor
Segment and IA/GT Cores, Processor IA Graphics Core
Configuration Base Power Notes
Package and Processor Core Frequency Frequency
[w]
Base Power
P-Core 3.6GHz
300MHZ 125 1,9,10,
S-Processor Line
8+4 Core 125W E-Core 2.7GHz 11,12,
LGA
15
LFM 400MHZ 300MHZ N/A
P-Core 3.7GHz
300MHZ 125 1,9,10,
S-Processor Line
6+4 Core 125W E-Core 2.8GHz 11,12,
LGA
15
LFM 400MHZ 300MHZ N/A
P-Core 2.1GHz
65 1,9,10,
S-Processor Line
8+4 Core 65W E-Core 1.6GHz 300MHZ 11,12,
LGA
15
LFM 400MHZ N/A
P-Core 1.4GHz
35 1,9,10,
S-Processor Line
8+8 Core 35W E-Core 1GHz 300MHZ 11,12,
LGA
15
LFM 400MHZ N/A
P-Core 1.4GHz
35 1,9,10,
S-Processor Line
8+4 Core 35W E-Core 1GHz 300MHZ 11,12,
LGA
15
LFM 400MHZ N/A
1.8GHz up to
P-Core 35 1,9,10,
S-Processor Line 2.1GHz
6+0 Core 35W 300MHZ 11,12,
LGA
15
LFM 1GHz N/A
2.2GHz up to
P-Core 35 1,9,10,
S-Processor Line 2.3GHz
4+0 Core 35W 300MHZ 11,12,
LGA
15
LFM 400MHZ N/A
2.8GHz up to
P-Core 35 1,9,10,
S-Processor Line 3.1GHz
2+0 Core 35W 300MHZ 11,12,
LGA
15
LFM 400MHZ N/A
2.5GHz up to
P-Core 65 1,9,10,
S-Processor Line 3.3GHz
6+0 Core 65W 300MHZ 11,12,
LGA
15
LFM 400MHZ N/A
3.3GHz up to
P-Core 60 1,9,10,
S-Processor Line 3.5GHz
4+0 Core 60W 300MHZ 11,12,
LGA
15
LFM 400MHZ N/A
1,9,10,
S-Processor Line
4+0 Core 58W P-Core 3.3GHz 300MHZ 58 11,12,
LGA
15
continued...
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
88 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
Processor
Processor
Segment and IA/GT Cores, Processor IA Graphics Core
Configuration Base Power Notes
Package and Processor Core Frequency Frequency
[w]
Base Power
3.4GHz up to
P-Core 46 1,9,10,
S-Processor Line 3.7GHz
2+0 Core 46W 300MHZ 11,12,
LGA
15
LFM 400MHZ N/A
Table 16. Processor Base Power (TDP) and Frequency Specifications (HX-Processor
Line)
Processor
Segment
IA/GT Cores, Processor IA Graphics Core Processor Base
and Configuration Notes
and Processor Core Frequency Frequency Power [w]
Package
Base Power
HX- 1,9,10,
Processor P-Core TBD TBD 55 11,12,
Line SBGA 15
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 89
R 12th Generation Intel® Core™ Processors—Thermal Management
Processor IA
Cores,
Graphics, Tau MSR
Segment and Recommended
Configuration Parameter Minimum Max Units Notes
Package Value
and Processor Value
Base Power
(a.k.a. TDP)
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
90 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
Processor IA
Cores,
Graphics, Tau MSR
Segment and Recommended
Configuration Parameter Minimum Max Units Notes
Package Value
and Processor Value
Base Power
(a.k.a. TDP)
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 91
R 12th Generation Intel® Core™ Processors—Thermal Management
HX-Processor Junction
Line SBGA Tj temperature 0 100 0 100 ºC 1, 3
limit
H Processor Junction
Line BGA Tj temperature 0 100 35 100 ºC 1, 3
limit
P/ U 15W - Junction
Processor Line Tj temperature 0 100 35 100 ºC 1, 3
BGA limit
U 9W- Junction
Processor Line Tj temperature 0 100 35 90 ºC 1, 2,3
BGA limit
Notes: 1. The thermal solution needs to ensure that the processor temperature does not exceed the Processor Base Power
Specification Temperature.
2. For M - Processor line specification, thermal designs should ensure a Tjmax of 90C in sustained Processor Base
Power (a.k.a TDP) workload for guaranteed performance. TCC Offset=10 and Tau value should be programed
into MSR 1A2h. The recommended TCC_Offset averaging Tau is 5s. Operating the part above 90C will result in
higher power. Refer to Turbo Implementation Guide (TIG) for evaluate TCC_Offset averaging Tau values.
3. The processor junction temperature is monitored by Digital Temperature Sensors (DTS). For DTS accuracy, refer
to Digital Thermal Sensor on page 79.
Power Limit 1
0.1 56 448 S
Time (PL1 Tau)
Power Limit 2
N/A 241 N/A W
(PL2)
Power Limit 1
0.1 56 448 S
Time (PL1 Tau)
S-
Power Limit 1 3,4,5,6,7,8,1
Processor 8+8 Core 125W N/A 125 N/A W
(PL1) 4,16,17
Line LGA
Power Limit 2
N/A 241 N/A W
(PL2)
Power Limit 1
0.1 56 448 S
Time (PL1 Tau)
Power Limit 2
N/A 190 N/A W
(PL2)
continued...
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
92 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
Processor IA
Cores,
Segment Graphics, Tau MSR
Recommended
and Configuration Parameter Minimum Max Units Notes
Package and Processor Value
Value
Base Power
(a.k.a TDP)
Power Limit 1
0.1 56 448 S
Time (PL1 Tau)
Power Limit 2
N/A 150 N/A W
(PL2)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 202 N/A W
(PL2)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 180 N/A W
(PL2)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 106 N/A W
S- (PL2)
Processor
Line LGA Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 99 N/A W
(PL2)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 74 N/A W
(PL2)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 69 N/A W
(PL2)
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 93
R 12th Generation Intel® Core™ Processors—Thermal Management
Processor IA
Cores,
Segment Graphics, Tau MSR
Recommended
and Configuration Parameter Minimum Max Units Notes
Package and Processor Value
Value
Base Power
(a.k.a TDP)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 35 N/A W
(PL2)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 46 N/A W
(PL2)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 117 N/A W
(PL2)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 89 N/A W
(PL2)
Power Limit 1
0.1 28 448 S
Time (PL1 Tau)
Power Limit 2
N/A 89 N/A W
(PL2)
Power Limit 1
0.1 56 448 S
Time (PL1 Tau)
HX-
Processor Power Limit 1 3,4,5,6,7,8,1
8+8 Core 55W N/A 55 N/A W
Line (PL1) 4,16
SBGA
Power Limit 2
N/A Note N/A W
(PL2)
HX-
Processor Power Limit 1 3,4,5,6,7,8,1
4+8 Core 55W 0.1 56 448 S
Line Time (PL1 Tau) 4,16
SBGA
continued...
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
94 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
Processor IA
Cores,
Segment Graphics, Tau MSR
Recommended
and Configuration Parameter Minimum Max Units Notes
Package and Processor Value
Value
Base Power
(a.k.a TDP)
Power Limit 1
N/A 55 N/A W
(PL1)
Power Limit 2
N/A Note N/A W
(PL2)
Table 20. Low Power and TTV Specifications (S-Processor Line LGA )
TTV
Processor
Processor IA Cores, Maximum
Maximum Power Maximum Power Base Min TCASE
Graphics Configuration and TTV TCASE
PCG7 Package C7 Package C8 Power
Processor Base Power (°C)
(W)1,4,5 (W)1,4,5 (a.k.a (°C)
(a.k.a TDP)
TDP)
(W)6,7
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 95
R 12th Generation Intel® Core™ Processors—Thermal Management
TTV
Processor
Processor IA Cores, Maximum
Maximum Power Maximum Power Base Min TCASE
Graphics Configuration and TTV TCASE
PCG7 Package C7 Package C8 Power
Processor Base Power (°C)
(W)1,4,5 (W)1,4,5 (a.k.a (°C)
(a.k.a TDP)
TDP)
(W)6,7
Notes: 1. The package C-state power is the worst case power in the system configured as follows:
a. Memory configured for DDR4 and populated with two DIMMs per channel.
b. DMI and PCIe links are at L1
2. Specification at DTS = 50 °C and minimum voltage loadline.
3. Specification at DTS = 35 °C and minimum voltage loadline.
4. These DTS values in Notes 2 - 3 are based on the TCC Activation MSR having a value of 100, Refer Thermal
Management Features on page 76.
5. These values are specified at VCC_MAX and VNOM for all other voltage rails for all processor frequencies.
Systems should be designed to ensure the processor is not to be subjected to any static VCC and ICC
combination wherein VCCP exceeds VCCP_MAX at specified ICCP. Refer the loadline specifications.
6. Thermal Processor Base Power (a.k.a TDP) should be used for processor thermal solution design targets.
Processor Base Power is not the maximum power that the processor can dissipate. Processor Base Power (a.k.a
TDP) is measured at DTS = -1. Processor Base Power(a.k.a TDP) is achieved with the Memory configured for
DDR
7. Platform Compatibility Guide (PCG) (previously known as FMB) provides a design target for meeting all planned
processor frequency requirements.
8. Not 100% tested. Specified by design characterization.
Process
or Base
Power
150 125 65 35 125 125 65 35 60 58 35 46 35
(a.k.a
TDP)
[W]
TEMP_T
ARGET
(TCONT 20 20 20 20 20 20 20 20 20 20 20 20 20
ROL)
[ºC]
Notes: • Digital Thermal Sensor (DTS) based fan speed control is recommended to achieve optimal thermal performance.
• Intel recommends full cooling capability at approximately the DTS value of -1, to minimize TCC activation risk.
• For example, if TCONTROL = 20 ºC, Fan acceleration operation will start at 80 ºC (100 ºC - 20 ºC).
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
96 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
NOTE
Refer to the following table for discrete points that constitute the thermal profile.
Table 22. Thermal Test Vehicle Thermal Profile for PCG 2022E Processor
Power (W) TCASE_MAX (ºC) Power (W) TCASE_MAX (ºC)
0 42.7 76 51.06
2 42.92 78 51.28
4 43.14 80 51.5
6 43.36 82 51.72
8 43.58 84 51.94
10 43.8 86 52.16
12 44.02 88 52.38
14 44.24 90 52.6
16 44.46 92 52.82
18 44.68 94 53.04
20 44.9 96 53.26
22 45.12 98 53.48
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 97
R 12th Generation Intel® Core™ Processors—Thermal Management
30 46 106 54.36
54 48.64 130 57
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
98 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
NOTE
Refer to the following table for discrete points that constitute the thermal profile.
Table 23. Thermal Test Vehicle Thermal Profile for PCG 2020A Processor
Power (W) TCASE_MAX (ºC) Power (W) TCASE_MAX (ºC)
0 43.1 64 52.7
2 43.4 66 53
4 43.7 68 53.3
6 44.0 70 53.6
8 44.3 72 53.9
10 44.6 74 54.2
12 44.9 76 54.5
14 45.2 78 54.8
16 45.5 80 55.1
18 45.8 82 55.4
20 46.1 84 55.7
22 46.4 86 56.0
24 46.7 88 56.3
26 47.0 90 56.6
28 47.3 92 56.9
30 47.6 94 57.2
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 99
R 12th Generation Intel® Core™ Processors—Thermal Management
32 47.9 96 57.5
34 48.2 98 57.8
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
100 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
NOTE
Refer to table below for discrete points that constitute the thermal profile.
Table 24. Thermal Test Vehicle Thermal Profile for PCG 2020C Processor
Power (W) TCASE_MAX (ºC) Power (W) TCASE_MAX ( ºC)
0 44.6 34 58.54
2 45.42 36 59.36
4 46.24 38 60.18
6 47.06 40 61.0
8 47.88 42 61.82
10 48.7 44 62.64
12 49.52 46 63.46
14 50.34 48 64.28
16 51.16 50 65.1
18 51.98 52 65.92
20 52.8 54 66.74
22 53.62 56 67.56
24 54.42 58 68.38
26 55.26 60 69.2
28 56.08 62 70.02
30 56.9 64 70.84
32 57.72 65 71.25
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 101
R 12th Generation Intel® Core™ Processors—Thermal Management
Figure 21. Thermal Test Vehicle Thermal Profile for PCG 2020D Processor
NOTE
Refer to table below for discrete points that constitute the thermal profile.
Table 25. Thermal Test Vehicle Thermal Profile for PCG 2020D Processor
Power (W) TCASE_MAX (ºC) Power (W) TCASE_MAX (ºC)
0 48.0 20 58.0
2 49.0 22 59.0
4 50.0 24 60.0
6 51.0 26 61.0
8 52.0 28 62.0
10 53.0 30 63.0
12 54.0 32 64.0
14 55.0 34 65.0
16 56.0 35 65.5
18 57.0
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
102 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
Figure 22. Thermal Test Vehicle (TTV) Case Temperature (TCASE) Measurement Location
The following supplier can machine the groove and attach a thermocouple to the IHS.
The following supplier is listed as a convenience to Intel's general customers and may
be subject to change without notice. THERM-X OF CALIFORNIA, 3200 Investment
Blvd, Hayward, Ca 94544. George Landis +1-510-441-7566 Ext. 368 george@therm-
x.com. The vendor part number is XTMS1565.
To correctly use DTS 1.1, the designer must first select a worst case scenario TAMBIENT,
and ensure that the Fan Speed Control (FSC) can provide a Ψ CA that is equivalent or
greater than the Ψ CA specification.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 103
R 12th Generation Intel® Core™ Processors—Thermal Management
• a Ψ CA at DTS = -1
• The Ψ CA point at DTS = -1 defines the minimum Ψ CA required at Processor Base
Power (a.k.a TDP) considering the worst case system design T AMBIENT design
point:
Ψ CA = (T CASE-MAX - T AMBIENT-TARGET - 1 ) / TDP
For example, for a 125 W Processor Base Power (a.k.a TDP) part, the T CASE
maximum is 62.0 °C and at a worst case design point of 40 °C local ambient this
will result in:
Ψ CA = (62.0 - 40 - 1) / 125 = 0.168 °C/W
Similarly for a system with a design target of 45 °C ambient, the Ψ CA at DTS =
-1 needed will be 0.128 °C/W.
• The second point defines the thermal solution performance (Ψ CA ) at T
CONTROL . The following table lists the required Ψ CA for the various Processor
Base Power (a.k.a TDP) processors.
These two points define the operational limits for the processor for DTS 1.1
implementation. At T CONTROL the fan speed must be programmed such that the
resulting Ψ CA is better than or equivalent to the required Ψ CA listed in the following
table. Similarly, the fan speed should be set at DTS = -1 such that the thermal
solution performance is better than or equivalent to the ΨCA requirements at T
AMBIENT-MAX .
The fan speed controller must linearly ramp the fan speed from processor DTS = T
CONTROL to processor DTS = -1.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
104 Doc. No.: 655258, Rev.: 008
Thermal Management—12th Generation Intel® Core™ Processors R
Table 26. Digital Thermal Sensor (DTS) 1.1 Thermal Solution Performance Above
TCONTROL
ΨCA at DTS = ΨCA at DTS = ΨCA at DTS =
ΨCA at DTS = -1
TCONTROL 1, 2 -1 -1
At System
Processor At System At System At System
TAMBIENT_MAX
TAMBIENT_MAX TAMBIENT_MAX TAMBIENT_MAX
= 50 °C
= 30 °C = 40 °C = 45 °C
Notes: 1. ΨCA at “DTS = TCONTROL” is applicable to systems that have an internal TRISE (TROOM
temperature to Processor cooling fan inlet) of less than 10 °C. In case the expected TRISE is
greater than 10 °C, a correction factor should be used as explained below. For each 1 °C TRISE
above 10 °C, the correction factor (CF) is defined as CF = 1.7 / (Processor Base Power (a.k.a
TDP)).
2. The table data match for GT0.
NOTE
TCC Activation Offset is 0 for the processors.
Using the DTS Thermal Profile, the processor can calculate and report the Thermal
Margin, where a value less than 0 indicates that the processor needs additional
cooling, and a value greater than 0 indicates that the processor is sufficiently cooled.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 105
R 12th Generation Intel® Core™ Processors—Thermal Management
Note: 1. The default BIOS settings for this SKU is 10C TCC offset.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
106 Doc. No.: 655258, Rev.: 008
Memory—12th Generation Intel® Core™ Processors R
5.0 Memory
Maximum RPC 2 2 4 2 4 2 2
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 107
R 12th Generation Intel® Core™ Processors—Memory
Notes: 1. 1DPC refer to when only 1DIMM slot per channel is routed.
2. RPC = Rank Per Channel
3. An Interleave SoDIMM/MD placements like butterfly or back-to-back supported with a Non-Interleave ballmap
mode at H, P, U15 - Processor Line
4. Memory down of all technologies should be implemented homogeneous means that all DRAM devices should be
from the same vendor and have the same part number. Implementing a mix of DRAM devices may cause
serious signal integrity and functional issues.
5. There is no support for memory modules with different technologies or capacities on opposite sides of the same
memory module. If one side of a memory module is populated, the other side is either identical or empty.
6. VDD2 is Processor and DRAM voltage, and VDDQ is DRAM voltage.
7. Pending DRAM samples availability.
8. Maximum 2DPC frequency supported when same DIMM part number populated Within channel. Frequency is not
guaranteed when mix DIMM's populated.
9. Mix DIMM in 2DPC use 2N Command Mode, speed to be set in BIOS per margin check.
10.5V is SODIMM/UDIMM voltage, 1.1V is Memory down voltage.
11.DDR4/DDR5 SoDIMM 2DPC - Not supported on S -Processor Line.
12.Far memory slot to be populated in case single dimm placed on 2DPC channel
13.IL/NIL mode depends on Memory topology.
14.DDR4/DDR5 ECC is supported only when all memory populated in the system supports ECC.
15.LPDDR5 technology supports 8 Bank Mode, BG (Bank Group) Mode and 16 Bank Mode. This processor supports
8 Bank Mode only.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
108 Doc. No.: 655258, Rev.: 008
Memory—12th Generation Intel® Core™ Processors R
NOTE
• Memory down of all technologies should be implemented homogeneously, which
means that all DRAM devices should be from the same vendor and have the same
part number. Implementing a mix of DRAM devices may cause serious signal
integrity and functional issues, DDR4/DDR5 restriction is for single MC
configuration, LPDDR4x/LPDDR5 restriction is for both MC configuration (all
DRAMs in the system must be from same Part Number).
A 8 GB 8 Gb 1024M x 8 8 1 16/10 16 8K
A 16 GB 16 Gb 2048M x 8 8 1 17/10 16 8K
C 4 GB 8 Gb 512M x 16 4 1 16/10 8 8K
C 8 GB 16 Gb 1024M x 16 4 1 17/10 8 8K
E 16 GB 8 Gb 1024M x 8 16 2 16/10 16 8K
E 32 GB 16 Gb 2048M x 8 16 2 17/10 16 8K
Table 31. Supported DDR4 ECC SoDIMM Module Configurations (S-Processor Line)
D 8 GB 8 Gb 1024M x 8 9 1 16/10 16 8K
D 16 GB 16 Gb 2048M x 8 9 1 17/10 16 8K
G 8 GB 8 Gb 1024M x 8 18 2 16/10 16 8K
G 16 GB 16 Gb 2048M x 8 18 2 17/10 16 8K
F 16 GB 8 Gb 1024M x 8 18 2 16/10 16 8K
F 32 GB 16 Gb 2048M x 8 18 2 17/10 16 8K
Table 32. Supported DDR4 Non-ECC UDIMM Module Configurations (S-Processor Line)
A 8 GB 8 Gb 1024M x 8 8 1 16/10 16 8K
A 16 GB 16 Gb 2048M x 8 8 1 17/10 16 8K
C 4 GB 8 Gb 512M x 16 4 1 16/10 8 8K
C 8 GB 16 Gb 1024M x 16 4 1 17/10 8 8K
B 16 GB 8 Gb 1024M x 8 16 2 16/10 16 8K
B 32 GB 16 Gb 2048M x 8 16 2 17/10 16 8K
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 109
R 12th Generation Intel® Core™ Processors—Memory
Table 33. Supported DDR4 ECC UDIMM Module Configurations (S-Processor Line)
D 8 GB 8 Gb 1024M x 8 9 1 16/10 16 8K
D 16 GB 16 Gb 2048M x 8 9 1 17/10 16 8K
E 4 GB 8 Gb 1024M x 8 18 2 16/10 16 8K
E 8 GB 16 Gb 2048M x 8 18 2 17/10 16 8K
A 16 GB 16 Gb 2048M x 8 8 1 17/10 16 8K
C 8 GB 16 Gb 1024M x 16 4 1 17/10 8 8K
B 32 GB 16 Gb 2048M x 8 16 2 17/10 16 8K
Table 35. Supported DDR5 ECC SoDIMM Module Configurations (S-Processor Line)
D 16 GB 16 Gb 2048M x 8 9 1 17/10 16 8K
E 32 GB 16 Gb 2048M x 8 18 2 17/10 16 8K
Table 36. Supported DDR5 Non-ECC UDIMM Module Configurations (S-Processor Line)
A 16 GB 16 Gb 2048M x 8 8 1 17/10 16 8K
C 8 GB 16 Gb 1024M x 16 4 1 17/10 8 8K
B 32 GB 16 Gb 2048M x 8 16 2 17/10 16 8K
Table 37. Supported DDR5 ECC UDIMM Module Configurations (S-Processor Line)
D 16 GB 16 Gb 2048M x 8 9 1 17/10 16 8K
E 32 GB 16 Gb 2048M x 8 18 2 17/10 16 8K
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
110 Doc. No.: 655258, Rev.: 008
Memory—12th Generation Intel® Core™ Processors R
Table 38. Supported DDR4 Memory Down Device Configurations (H/P /U15 Processor
Line)
PKG
Type DRAM
Maximum Organizat Packag Dies Rank PKGs Physica Banks
(Die Die Page
System ion / e Per Per Per l Device Inside
bits x Density Size
Capacity3 Package Density Channel Channel Channel Rank DRAM
Packag Type
e bits)
SDP
8 GB 512M x 16 8 Gb 8 Gb 4 1 4 1 8 8K
16x16
SDP 1024M x
16 GB1 16 Gb 16 Gb 4 1 4 1 8 8K
16x16 16
DDP 1024M x
16 GB 16 Gb 8 Gb 8 1 4 1 16 8K
8x16 16
DDP 2048M x
32 GB2 32 Gb 16 Gb 8 1 4 1 16 8K
8x16 16
Notes: 1. For SDP: 1Rx16 using 16 GB die density - the maximum system capacity is 16 GB
2. For DDP: 1Rx16 using 16 GB die density - the maximum system capacity is 32 GB.
3. Maximum system capacity refer to system with 2 channels populated
Table 39. Supported DDR5 Memory Down Device Configurations (H/P/U15 Processor
Line)
PKG
Maximu Type DRAM
m Organizat Packag Dies Rank PKGs Physical Banks
(Die Die Page
System ion / e Per Per Per Device Inside
bits x Density Size
Capacit Package Density Channel Channel channel Rank DRAM
y3 Packag Type
e bits)
SDP 1024M x
16 GB1 16 Gb 16 Gb 4 1 4 1 8 8K
16x16 16
Notes: 1. For SDP: 1Rx16 using 16 GB die density - the maximum system capacity is 16 GB
2. Maximum system capacity, refer to system with 2 channels populated
Table 40. Supported LPDDR4x x32 DRAMs Configurations (H/P/U Processor Line)
Maximum System PKG (Die bits per Ch x PKG Rank Per
Die Density PKG Density
Capacity4 Type bits)2 PKGs
8 GB DDP 16x32 8 Gb 16 Gb 1
16 GB QDP 16x32 8 Gb 32 Gb 2
16 GB QDP 16x32 16 Gb 32 Gb 1
32 GB ODP 16x32 16 Gb 64 Gb 2
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 111
R 12th Generation Intel® Core™ Processors—Memory
Table 41. Supported LPDDR4x x64 DRAMs Configurations (H/P/U Processor Line)
Table 42. Supported LPDDR5 x32 DRAMs Configurations (H/P/U Processor Line)
Maximum System PKG (Die bits per Ch x PKG Rank Per
Die Density PKG Density
Capacity4 Type bits)2 PKGs
16 GB DDP 16x32 16 Gb 16 Gb 1
32 GB QDP 16x32 16 Gb 32 Gb 2
8 GB DDP 16x32 8 Gb 8 Gb 1
16 GB QDP 16x32 8 Gb 16 Gb 2
32 GB ODP 16x32 8 Gb 32 Gb 2
Table 43. Supported LPDDR5 x64 DRAMs Configurations (H/P/U Processor Line)
DRAM
Maximum System PKG (Die bits per Ch x Die Rank Per
PKG Density Channels
Capacity3 Type PKG bits) Density PKGs
Per PKGs
16 GB QDP 16x64 16 Gb 64 Gb 4 1
8 GB QDP 16x64 8 Gb 32 Gb 4 1
16 GB ODP 16x64 8 Gb 64 Gb 4 2
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
112 Doc. No.: 655258, Rev.: 008
Memory—12th Generation Intel® Core™ Processors R
9-12,
DDR4 3200 22 13.75 13.75 1,2 2N
14,16,18,20
4000 36 17 17.00 34 1 2N
Note:
1. 2 DPC supported when one slot is populated in each channel
2. Support 8 Bank Mode ( 8B ) only
LPDDR4x 4266 36 18 18 21 34
Note:
1. Support 8 Bank Mode ( 8B ) only
SAGV (System Agent Geyserville) is a way by which they SoC can dynamically scale
the work point (V/F), by applying DVFS (Dynamic Voltage Frequency Scaling) based
on memory bandwidth utilization and/or the latency requirement of the various
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 113
R 12th Generation Intel® Core™ Processors—Memory
workloads for better energy efficiency at System-Agent. Pcode heuristics are in charge
of providing request for Qclock work points by periodically evaluating the utilization of
the memory and IA stalls.
Table 46. SA Speed Enhanced Speed Steps (SA-GV) and Gear Mode Frequencies
SAGV-
DDR Maximum SAGV-
Technology SAGV-MedBW SAGV-HighBW MaxBW/
Rate [MT/s] LowBW
lowest latency
H-Processor
LPDDR5 1R/2R 4800 2400 G4 4400 G4 4400 G4 4800 G2
Notes: 1. 12th Generation Intel® Core™ Processors supports dynamic gearing technology where the Memory Controller
can run at 1:1 (Gear-1, Legacy mode) or 1:2 (Gear-2 mode) and 1:4 (Gear-4 mode) ratio of DRAM speed. The
gear ratio is the ratio of DRAM speed to Memory Controller Clock.
MC Channel Width equal to DDR Channel width multiply by Gear Ratio
2. Type 4 board only.
3. SAGV is not supported on S 125W Processors.
4. SA-GV modes
a. LowBW- Low frequency point, Minimum Power point. Characterized by low power, low BW, high latency. The
system will stay at this point during low to moderate BW consumption.
b. MedBW - Tuned for balance between power & performance
c. HighBW Characterized by high power, low latency, moderate BW also used as RFI mitigation point.
d. MaxBW/ lowest latency Lowest Latency point, low BW and highest power.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
114 Doc. No.: 655258, Rev.: 008
Memory—12th Generation Intel® Core™ Processors R
DDR interfaces emit electromagnetic radiation which can couple to the antennas of
various radios that are integrated in the system, and cause radio frequency
interference (RFI).
The DDR Radio Frequency Interference Mitigation (DDR RFIM) feature is primarily
aimed at resolving narrowband RFI from DDR4/5 and LPDDR4/5 technologies for the
Wi-Fi* high and ultra-high bands (~5-7 GHz) .
By changing the DDR data rate, the harmonics of the clock can be shifted out of a
radio band of interest, thus mitigating RFI to that radio. This feature is working with
SAGV on, the 3rd SAGV point is used as RFI mitigation point.
The two controllers are independent and have no means of communicating with each
other, they need to be configured separately.
In a symmetric memory population, each controller only view half of the total physical
memory address space.
Both MC support only one technology in a system DDR4, DDR5, LPDDR4X, or LPDDR5.
Mix of technologies in one system is not allowed.
NOTE
MC1 cannot be gated.
Single-Channel Mode
In this mode, all memory cycles are directed to a single channel. Single-Channel mode
is used when either the Channel A or Channel B DIMM connectors are populated in any
order, but not both.
®
Dual-Channel Mode – Intel Flex Memory Technology Mode
The IMC supports Intel Flex Memory Technology Mode. Memory is divided into a
symmetric and asymmetric zone. The symmetric zone starts at the lowest address in
each channel and is contiguous until the asymmetric zone begins or until the top
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 115
R 12th Generation Intel® Core™ Processors—Memory
address of the channel with the smaller capacity is reached. In this mode, the system
runs with one zone of dual-channel mode and one zone of single-channel mode,
simultaneously, across the whole memory array.
NOTE
Channels A and B can be mapped for physical channel 0 and 1 respectively or vice
versa; however, channel A size should be greater or equal to channel B size.
®
Figure 25. Intel DDR4/5 Flex Memory Technology Operations
TOM
C Non interleaved
access
B
C
Dual channel
interleaved access
B B
B
MC A MC B
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
116 Doc. No.: 655258, Rev.: 008
Memory—12th Generation Intel® Core™ Processors R
When both channels are populated with the same memory capacity and the boundary
between the dual channel zone and the single channel zone is the top of memory, IMC
operates completely in Dual-Channel Symmetric mode.
NOTES
• The DRAM device technology and width may vary from one channel to another.
• Different memory size between channels are relevant to DDR4 and DDR5 only.
® ®
5.1.8 Technology Enhancements of Intel Fast Memory Access (Intel
FMA)
The following sections describe the Just-in-Time Scheduling, Command Overlap, and
Out-of-Order Scheduling Intel FMA technology enhancements.
The memory controller has an advanced command scheduler where all pending
requests are examined simultaneously to determine the most efficient request to be
issued next. The most efficient request is picked from all pending requests and issued
to system memory Just-in-Time to make optimal use of Command Overlapping. Thus,
instead of having all memory access requests go individually through an arbitration
mechanism forcing requests to be executed one at a time, they can be started without
interfering with the current request allowing for concurrent issuing of requests. This
allows for optimized bandwidth and reduced latency while maintaining appropriate
command spacing to meet system memory protocol.
Command Overlap
Command Overlap allows the insertion of the DRAM commands between the Activate,
Pre-charge, and Read/Write commands normally used, as long as the inserted
commands do not affect the currently executing command. Multiple commands can be
issued in an overlapping manner, increasing the efficiency of system memory protocol.
Out-of-Order Scheduling
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 117
R 12th Generation Intel® Core™ Processors—Memory
Bit swapping is allowed within each Byte for all DDR technologies.
LPDDR4x
• x16 sub-channels can be swizzled within their x32 channel
• x32 channels can be swizzled within their x64 MC
LPDDR5
• x16 sub-channels can be swizzle within their x64 MC
ECC bits swap is allowed within ECC byte/nibble: DDR4 ECC[7..0] and DDR5
ECC[3..0].
CA6 CA0
CA5 CA1
CA4 CS_1
CA3 CS_0
CA2 CA2
CS_0 CA3
CS_1 CA4
CA1 CA5
CA0 CA6
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
118 Doc. No.: 655258, Rev.: 008
Memory—12th Generation Intel® Core™ Processors R
NOTE
Ascending / descending can be performed in every x16 sub channel.
CA 0 CA 5
CA 1 CA 4
CA 2 CA 3
CA 3 CA 2
CA 4 CA 1
CA 5 CA 0
NOTE
Mirroring can be performed in every x16 sub channel
NOTE
The processor supports I/O interleaving, which has the ability to swap DDR bytes for
routing considerations. BIOS configures the I/O interleaving mode before DDR
training. H /P/U-Processor line packages are optimized only for Non-Interleaving mode
(NIL).
The following table and figure describe the pin mapping between the IL and NIL
modes.
Table 47. Interleave (IL) and Non-Interleave (NIL) Modes Pin Mapping
IL (DDR4) NIL (DDR4) DDR5 NIL(LPDDR4x) NIL(LPDDR5)
Channel Byte Channel Byte Channel Byte Channel Byte Channel Byte
DDR0 Byte0 DDR0 Byte0 DDR0 Byte0 DDR0 Byte0 DDR0 Byte0
DDR0 Byte1 DDR0 Byte1 DDR0 Byte1 DDR0 Byte1 DDR0 Byte1
DDR0 Byte2 DDR0 Byte4 DDR1 Byte0 DDR2 Byte0 DDR2 Byte0
DDR0 Byte3 DDR0 Byte5 DDR1 Byte1 DDR2 Byte1 DDR2 Byte1
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 119
R 12th Generation Intel® Core™ Processors—Memory
Channel Byte Channel Byte Channel Byte Channel Byte Channel Byte
DDR0 Byte4 DDR1 Byte0 DDR2 Byte0 DDR4 Byte0 DDR4 Byte0
DDR0 Byte5 DDR1 Byte1 DDR2 Byte1 DDR4 Byte1 DDR4 Byte1
DDR0 Byte6 DDR1 Byte4 DDR3 Byte0 DDR6 Byte0 DDR6 Byte0
DDR0 Byte7 DDR1 Byte5 DDR3 Byte1 DDR6 Byte1 DDR6 Byte1
DDR1 Byte0 DDR0 Byte2 DDR0 Byte2 DDR1 Byte0 DDR1 Byte0
DDR1 Byte1 DDR0 Byte3 DDR0 Byte3 DDR1 Byte1 DDR1 Byte1
DDR1 Byte2 DDR0 Byte6 DDR1 Byte2 DDR3 Byte0 DDR3 Byte0
DDR1 Byte3 DDR0 Byte7 DDR1 Byte3 DDR3 Byte1 DDR3 Byte1
DDR1 Byte4 DDR1 Byte2 DDR2 Byte2 DDR5 Byte0 DDR5 Byte0
DDR1 Byte5 DDR1 Byte3 DDR2 Byte3 DDR5 Byte1 DDR5 Byte1
DDR1 Byte6 DDR1 Byte6 DDR3 Byte2 DDR7 Byte0 DDR7 Byte0
DDR1 Byte7 DDR1 Byte7 DDR3 Byte3 DDR7 Byte1 DDR7 Byte1
Figure 26. DDR4 Interleave (IL) and Non-Interleave (NIL) Modes Mapping
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
120 Doc. No.: 655258, Rev.: 008
Memory—12th Generation Intel® Core™ Processors R
The memory controller generates VrefCA per DIMM for DDR4. In all cases, it has small
step sizes and is trained by MRC.
BIOS can identify a single Row failure per Bank in DRAM and perform Post Package
Repair (PPR) to exchange failing Row with spare Row.
PPR can be supported only with DRAM that supports PPR according to Jedec spec.
When a given rank is not populated, the corresponding control signals (CLK_P/
CLK_N/CKE/ODT/CS) are not driven.
At reset, all rows should be assumed to be populated, until it can be proven that they
are not populated. This is due to the fact that when CKE is tri-stated with a DRAMs
present, the DRAMs are not ensured to maintain data integrity. CKE tri-state should be
enabled by BIOS where appropriate, since at reset all rows should be assumed to be
populated.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 121
R 12th Generation Intel® Core™ Processors—Memory
The CKE is one of the power-saving means. When CKE is off, the internal DDR clock is
disabled and the DDR power is reduced. The power-saving differs according to the
selected mode and the DDR type used. For more information, refer to the IDD table in
the DDR specification.
The CKE is determined per rank, whenever it is inactive. Each rank has an idle
counter. The idle-counter starts counting as soon as the rank has no accesses, and if it
expires, the rank may enter power-down while no new transactions to the rank arrive
to queues. The idle-counter begins counting at the last incoming transaction arrival. It
is important to understand that since the power-down decision is per rank, the IMC
can find many opportunities to power down ranks, even while running memory
intensive applications; the savings are significant (may be few Watts, according to
DDR specification). This is significant when each channel is populated with more
ranks.
The idle timer expiration count defines the # of DCLKs that a rank is idle that causes
entry to the selected power mode. As this timer is set to a shorter time the IMC will
have more opportunities to put the DDR in power-down. There is no BIOS hook to set
this register. Customers choosing to change the value of this register can do it by
changing it in the BIOS. For experiments, this register can be modified in real time if
BIOS does not lock the IMC registers.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
122 Doc. No.: 655258, Rev.: 008
Memory—12th Generation Intel® Core™ Processors R
During power-up, CKE is the only input to the SDRAM that has its level recognized
(other than the reset pin) once power is applied. It should be driven LOW by the DDR
controller to make sure the SDRAM components float DQ and DQS during power-up.
CKE signals remain LOW (while any reset is active) until the BIOS writes to a
configuration register. Using this method, CKE is ensured to remain inactive for much
longer than the specified 200 micro-seconds after power and clocks to SDRAM devices
are stable. In LPDDR5/DDR5, there is no CKE pin and the power management roll is
assumed by the CS signals.
During S0 idle state, system memory may be conditionally placed into self-refresh
state when the processor is in package C3 or deeper power state. Refer to Intel®
Rapid Memory Power Management (Intel® RMPM) on page 66 for more details on
conditional self-refresh with Intel HD Graphics enabled.
The target behavior is to enter self-refresh for package C3 or deeper power states as
long as there are no memory requests to service.
The processor IA core controller can be configured to put the devices in active power
down (CKE de-assertion with open pages) or pre-charge power-down (CKE de-
assertion with all pages closed). Pre-charge power-down provides greater power
savings but has a bigger performance impact, since all pages will first be closed before
putting the devices in power-down mode.
If dynamic power-down is enabled, all ranks are powered up before doing a refresh
cycle and all ranks are powered down at the end of the refresh.
The I/O buffer for an unused signal should be tri-stated (output driver disabled), the
input receiver (differential sense-amp) should be disabled. The input path should be
gated to prevent spurious results due to noise on the unused signals (typically handled
automatically when input receiver is disabled).
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 123
R 12th Generation Intel® Core™ Processors—Memory
In C3 or deeper power state, the processor internally gates VDDQ and VDD2 for the
majority of the logic to reduce idle power while keeping all critical DDR pins such as
CKE and VREF in the appropriate state.
In C7 or deeper power state, the processor internally gates VCCSA for all non-critical
state to reduce idle power.
In S3 or C-state transitions, the DDR does not go through training mode and will
restore the previous training information.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
124 Doc. No.: 655258, Rev.: 008
USB-C* Sub System—12th Generation Intel® Core™ Processors R
The USB-C sub-system supports USB3, USB4, DPoC (DisplayPort over Type-C)
protocols. The USB-C sub-system can also support be configured as native DisplayPort
or HDMI interfaces, for more information refer to Display on page 143 .
NOTE
If USB4 (20 Gbps) only solutions are implemented, Thunderbolt 3 compatibility as
defined by USB4/USB-PD specs and 15 W of bus power are still recommended
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 125
R 12th Generation Intel® Core™ Processors—USB-C* Sub System
TCP 3
USB 4 USB 4 Both lanes operate at Gen 2 (10G) or Gen 3 (20G) and also support non-
rounded frequencies (10.3125G / 20.625G) for TBT3 compatibility.
USB3 DPx2
Any of HBR3/HBR2/HBR1/RBR for DP and USB3.2 (10 Gbps)
DPx2 USB3
DPx4 Both lanes at the same DP rate - no support for 2x DPx2 USB-C connector
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
126 Doc. No.: 655258, Rev.: 008
USB-C* Sub System—12th Generation Intel® Core™ Processors R
# PCIe* Gen3/2/1
No PCIe* native support
PCIe* Gen3/2/1 #
# USB4
No support for USB4 with any other protocol
USB4 #
USB4 controllers can be implemented in various systems such as PCs, laptops and
tablets, or devices such as storage, docks, displays, home entertainment, cameras,
computer peripherals, high end video editing systems, and any other PCIe based
device that can be used to extend system capabilities outside of the system's box.
The integrated connection maximum data rate is 20.625 Gbps per lane but supports
also 20.0 Gbps, 10.3125 Gbps, and 10.0 Gbps and is compatible with older
Thunderbolt™ device speeds.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 127
R 12th Generation Intel® Core™ Processors—USB-C* Sub System
In case that a device (example, USB3 mouse) was connected to the computer, the
computer will work as Host and the xHCI will be activated inside the CPU.
The xHCI controller support link rate of up to USB 3.2 Gen 2x1 (10G).
The xDCI controller support link rate of up to USB 3.2 Gen 1x1 (5G).
NOTE
These controllers are instantiated in the processor die as a separate PCI function
functionality for the USB-C* capable ports.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
128 Doc. No.: 655258, Rev.: 008
USB-C* Sub System—12th Generation Intel® Core™ Processors R
USB4_PCIE2 TCP2
USB4_DMA1 N/A
USB4_PCIE3 TCP3
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 129
R 12th Generation Intel® Core™ Processors—PCIe* Interface
NOTE
PCIe Gen 5.0 is not supported on H/P/U Processor Lines due to Gen 5.0 device non-
availability at TTM. The below applies for PCIe Gen4.0 and lower
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
130 Doc. No.: 655258, Rev.: 008
PCIe* Interface—12th Generation Intel® Core™ Processors R
Table 52. PCI Express* 16 - Lane Bifurcation and Lane Reversal Mapping
Link Width CFG Signals Lanes
Bifurcation
CFG CFG CFG
0:1:0 0:1:1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
[6] [5] [2]
1x16
x16 N/A 1 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reversed
2x8 x8 x8 1 0 1 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
2x8
x8 x8 1 0 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Reversed
Notes: 1. For CFG bus details, refer to Reset and Miscellaneous Signals on page 165.
2. Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further
bifurcation is not supported.
3. In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
a. Connect lane 0 of 1st device to lane 0.
b. Connect lane 0 of 2nd device to lane 8.
4. For reversal lanes, for example: When using 1x8, the 8 lane device should use lanes 8:15, so lane 15 will be connected to lane 0 of the Device.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 131
R 12th Generation Intel® Core™ Processors—PCIe* Interface
1x4 x4 1 0 1 2 3
1x4 Reversed x4 0 3 2 1 0
Note: PCIe* Port60 is a single x4 port without bifurcation capabilities, thus bifurcation pin straps are not
applicable.
The H/P/U15 processor Lines supports the configurations shown in the following
tables:
Bifurcation
CFG CFG CFG
0:1:0 0:1:1 0 1 2 3 4 5 6 7
[6] [5] [2]
1x8 x8 N/A 1 1 1 0 1 2 3 4 5 6 7
1x8
x8 N/A 1 1 0 7 6 5 4 3 2 1 0
Reversed
Notes: 1. For CFG bus details, refer to Reset and Miscellaneous Signals on page 165.
2. Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further
bifurcation is not supported.
3. For reversal lanes, for example: When using 1x4, the 4 lane device should use lanes 4:7, so lane 7 will be connected to lane 0 of the Device.
The H/P/U15 processor supports the configurations shown in the following tables:
1x4 x4 NA 1 1 0 1 2 3
1x4 x4 NA 0 1 3 2 1 0
Reversed
1x4 NA x4 1 1 0 1 2 3
1x4 NA x4 1 0 3 2 1 0
Reversed
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
132 Doc. No.: 655258, Rev.: 008
PCIe* Interface—12th Generation Intel® Core™ Processors R
1x4 x4 1 0 1 2 3
1x4 Reversed x4 0 3 2 1 0
Table 57. PCI Express* Maximum Transfer Rates and Theoretical Bandwidth
Theoretical Bandwidth [GB/s]
Maximum
PCI Express* Transfer Rate
Encoding S/H/P/U S/H S
Generation
[GT/s]
x4 x8 x16
Note: 1. Transfer rate and max theoretical Bandwidth are not final and could be lowered.
The above table summarizes the transfer rates and theoretical bandwidth of PCI
Express* link.
The PCI Express* configuration uses standard mechanisms as defined in the PCI Plug-
and-Play specification.
The processor PCI Express* port supports Gen 4 at 16GT/s uses a 128b/130b
encoding and Gen 5 at 32 GT/s uses a 128b/130b encoding
S-Processor Line: The 4 lanes port can operate at 2.5 GT/s, 5 GT/s, 8 GT/s or 16
GT/s.
S-Processor Line: The 16 lanes port can operate at 2.5 GT/s, 5 GT/s, 8 GT/s, 16
GT/s or 32 GT/s**
H/P/U-Processor Line: Each of the 4 lanes ports can operate at 2.5 GT/s, 5 GT/s, 8
GT/s or 16 GT/s.
H-Processor Line: The 8 lane port can operate at 2.5 GT/s, 5 GT/s, 8 GT/s, or 16
GT/s**
U9-Processor : The 4 lanes port can operate at 2.5 GT/s, 5 GT/s, 8 GT/s or 16 GT/s.
The PCI Express* architecture is specified in three layers – Transaction Layer, Data
Link Layer, and Physical Layer. Refer to the PCI Express Base Specification 5.0 for
details of PCI Express* architecture.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 133
R 12th Generation Intel® Core™ Processors—PCIe* Interface
PCI-PCI Bridge
PCI Compatible
PCI representing
PEG Host Bridge
Express* root PCI
Device
Device Express* ports
(Device 0)
(Device 1)
DMI
The PCI Express* Host Bridge is required to translate the memory-mapped PCI
Express* configuration space accesses from the host processor to PCI Express*
configuration cycles. To maintain compatibility with PCI configuration addressing
mechanisms, it is recommended that system software access the enhanced
configuration space using 32-bit operations (32-bit aligned) only. Refer to the PCI
Express Base Specification for details of both the PCI-compatible and PCI Express*
Enhanced configuration mechanisms and transaction rules.
Adjusting transmitter and receiver of the lanes is done to improve signal reception
quality and for improving link robustness and electrical margin.
The link timing margins and voltage margins are strongly dependent on equalization of
the link.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
134 Doc. No.: 655258, Rev.: 008
PCIe* Interface—12th Generation Intel® Core™ Processors R
All PCIe* Root Ports support Express Card 1.0 based hot - plug that performs the
following:
• Presence Detect and Link Active Changed Support
• Interrupt Generation Support
• For hot plug support, refer to the below table
PCIe060/062 GEN4 No No No No
Presence Detection
When a module is plugged in and power is supplied, the physical layer will detect the
presence of the device, and the root port sets SLSTS.PDS and SLSTS.PDC. If
SLCTL.PDE and SLCTL.HPE are both set, the root port will also generate an interrupt.
When a module is removed (using the physical layer detection), the root port clears
SLSTS.PDS and sets SLSTS.PDC. If SLCTL.PDE and SLCTL.HPE are both set, the root
port will also generate an interrupt.
SMI/SCI Generation
Interrupts for power - management events are not supported on legacy operating
systems. To support power - management on non - PCI Express* aware operating
systems, power management events can be routed to generate SCI. To generate SCI,
MPC.HPCE must be set. When set, enabled hot - plug events will cause SMSCS.HPCS
to be set.
Additionally, BIOS workaround for hot - plug can be supported by setting MPC.HPME.
When this bit is set, hot - plug events can cause SMI status bits in SMSCS to be set.
Supported hot - plug events and their corresponding SMSCS bit are:
• Presence Detect Changed – SMSCS.HPPDM
• Link Active State Changed – SMSCS.HPLAS
When any of these bits are set, SMI# will be generated. These bits are set regardless
of whether interrupts or SCI is enabled for hot - plug events. The SMI# may occur
concurrently with an interrupt or SCI.
NOTES
1. SMI is referred to Serial management Interfaces
2. SLSTS - Slot Status
3. SLCTL - Slot Control
®
4. For full register detail, refer to12 th Generation Intel Core™ Processors Datasheet
Volume 2 (655259).
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 135
R 12th Generation Intel® Core™ Processors—Direct Media Interface and On Package Interface
NOTE
The DMI interface is only present in 2-Chip platform processors.
Direct Media Interface (DMI) connects the processor and the PCH.
NOTE
Polarity Inversion and Lane Reversal on DMI Link are not allowed in S-Processor
segment. Lane reversal can only be allowed on the PCH side.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
136 Doc. No.: 655258, Rev.: 008
Direct Media Interface and On Package Interface—12th Generation Intel® Core™ Processors R
1. DMI Lane Reversal is supported only on PCH-H and not on the Processor.
2. L[7:0] - Processor and PCH DMI Controller Logical Lane Numbers.
3. P[7:0] - Processor and PCH DMI Package Pin Lane Numbers.
Downstream transactions that had been successfully transmitted across the link prior
to the link going down may be processed as normal. No completions from
downstream, non-posted transactions are returned upstream over the DMI link after a
link down event.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 137
R 12th Generation Intel® Core™ Processors—Direct Media Interface and On Package Interface
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
138 Doc. No.: 655258, Rev.: 008
Graphics—12th Generation Intel® Core™ Processors R
9.0 Graphics
The processor graphics architecture delivers high dynamic range of scaling to address
segments spanning low power to high power, increased performance per watt, support
for next generation of APIs. Xe scalable architecture is partitioned by usage domains
along Render/Geometry, Media, and Display. The architecture also delivers very low-
power video playback and next generation analytics and filters for imaging related
applications. The new Graphics Architecture includes 3D compute elements, Multi-
format HW assisted decode/encode pipeline, and Mid-Level Cache (MLC) for superior
high definition playback, video quality, and improved 3D performance and media.
®
9.1.1 Media Support (Intel QuickSync and Clear Video Technology
HD)
Xe implements multiple media video codecs in hardware as well as a rich set of image
processing algorithms.
NOTE
HEVC and VP9 support additional 10bpc, YCbCr 4:2:2 or 4:4:4 profiles. Refer
additional detail support matrix.
The HW decode is exposed by the graphics driver using the following APIs:
• Direct3D* 9 Video API (DXVA2)
• Direct3D11 Video API
• Direct3D12 Video API
• Intel Media SDK
• MFT (Media Foundation Transform) filters.
• Intel VA API
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 139
R 12th Generation Intel® Core™ Processors—Graphics
Advanced L3
WMV9 Main High 3840x3840
Simple Simple
High
4K
AVC/H264 Main L5.2
4:2:0 8bit 4K @ 60
Main 12
Main 422 10
Main 422 12
Main 444
Main 444 10 5K @ 60
HEVC/H265 L6.1
Main 444 12 8K @ 60
SCC main
SCC main 10
SCC main 444
SCC main 444 10
NOTE
Video playback best performance can be achieved by enabling display MPO with
minimized EU workloads. In some test scenarios, it may act differently.
For example, 8k playback on less than 8k monitors, in non-full screen mode or some
UI operations and unexpected end user behaviors etc. - These will hit MPO limitation
or simply applications do not use MPO.
Then graphics driver need to use EU for rendering/composition, and 8K E2E playback
has dependency on EU counts capability.
NOTE
Actual performance depends on the processor SKU, content bit rate, and memory
frequency. Hardware decode for H264 SVC is not supported.
The HW encode is exposed by the graphics driver using the following APIs:
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
140 Doc. No.: 655258, Rev.: 008
Graphics—12th Generation Intel® Core™ Processors R
®
• Intel Media SDK
• MFT (Media Foundation Transform) filters
High
AVC/H264 L5.1 2160p(4K)
Main
Main
Main10
4320p(8K)
HEVC/H265 Main 4:2:2 10 L5.1
16Kx4K @higher freq
Main 4:4:4
Main 4:4:4 10
NOTE
Hardware encode for H264 SVC is not supported.
There is hardware support for image processing functions such as De-interlacing, Film
cadence detection, Advanced Video Scaler (AVS), detail enhancement, gamut
compression, HD adaptive contrast enhancement, skin tone enhancement, total color
control, Chroma de-noise, SFC (Scalar and Format Conversion), memory compression,
Localized Adaptive Contrast Enhancement (LACE), spatial de-noise, Out-Of-Loop De-
blocking (from AVC decoder), 16 bpc support for de-noise/de-mosaic.
The HW video processing is exposed by the graphics driver using the following APIs:
• Direct3D* 9 Video API (DXVA2).
• Direct3D* 11 Video API.
• OneVPL
• MFT (Media Foundation Transform) filters.
®
• Intel Graphics Control Library
• Intel VA API
NOTE
Not all features are supported by all the above APIs. Refer to the relevant
documentation for more details.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 141
R 12th Generation Intel® Core™ Processors—Graphics
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
142 Doc. No.: 655258, Rev.: 008
Display—12th Generation Intel® Core™ Processors R
10.0 Display
DP* up to HBR31
DDI C HDMI* up to 5.94 N/A N/A N/A
Gbps
DP* up to HBR31
DDI D HDMI* up to 5.94 N/A N/A N/A
Gbps
DP* up to HBR31
DDI E HDMI* up to 5.94 N/A N/A N/A
Gbps
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 143
R 12th Generation Intel® Core™ Processors—Display
H/P Processor 4 4
Port S-Processor Line U15 Processor U9 Processor
Line4
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
144 Doc. No.: 655258, Rev.: 008
Display—12th Generation Intel® Core™ Processors R
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 145
R 12th Generation Intel® Core™ Processors—Display
NOTE
For port availability in the processor line, refer to the above table.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
146 Doc. No.: 655258, Rev.: 008
Display—12th Generation Intel® Core™ Processors R
— Single 8K60Hz panel, supported by joining two pipes over single port.
— Up to 4x4K60Hz display concurrent.
• Display interfaces supported:
— DDI interfaces supports DP*, HDMI*, DVI*, eDP*, DSI*
— TCP interfaces supports DP*, HDMI*, DVI*, Display Alt Mode over Type-C and
Display tunneled.
— Up to two wireless display captures.
• Audio stream support on external ports.
• HDR (High Dynamic Range) support.
• Four Display Pipes - Supporting blending, color adjustments, scaling and dithering.
• Transcoders - Containing the Timing generators supporting eDP*, DP*, HDMI*
interfaces.
• Up to two Low Power optimized pipes supporting Embedded DisplayPort* and/or
MIPI* DSI.
— LACE (Localized Adaptive Contrast Enhancement), supported up to 5 K
resolutions.
— 3D LUT - power efficient pixel modification function for color processing.
— FBC (Frame Buffer Compression) - power saving feature.
The HDCP 1.4, 2.3 keys are integrated into the processor.
10.3.4 DisplayPort*
The DisplayPort* is a digital communication interface that uses differential signaling to
achieve a high-bandwidth bus interface designed to support connections between PCs
and monitors, projectors, and TV displays.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 147
R 12th Generation Intel® Core™ Processors—Display
A DisplayPort* consists of a Main Link (four lanes), Auxiliary channel, and a Hot-Plug
Detect signal. The Main Link is a unidirectional, high-bandwidth, and low-latency
channel used for transport of isochronous data streams such as uncompressed video
and audio. The Auxiliary Channel (AUX CH) is a half-duplex bi-directional channel used
for link management and device control. The Hot-Plug Detect (HPD) signal serves as
an interrupt request from the sink device to the source device.
Hot-Plug Detect
(Interrupt Request)
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
148 Doc. No.: 655258, Rev.: 008
Display—12th Generation Intel® Core™ Processors R
Table 61. Display Resolutions and Link Bandwidth for Multi-Stream Transport
Calculations
Refresh Rate Link Bandwidth
Pixels per Line Lines Pixel Clock [MHz]
[Hz] [Gbps]
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 149
R 12th Generation Intel® Core™ Processors—Display
S-Processor
Standard H/P-Processor Line U-Processor Line
Line
Notes: 1. Maximum resolution is based on the implementation of 4 lanes at HBR3 link data rate.
2. bpp - bit per pixel.
3. Resolution support is subject to memory BW availability.
4. Resolutions will consume two display pipes.
HDMI* includes three separate communications channels: TMDS, DDC, and the
optional CEC (consumer electronics control). CEC is not supported on the processor.
As shown in the following figure, the HDMI* cable carries four differential pairs that
make up the TMDS data and clock channels. These channels are used to carry video,
audio, and auxiliary data. In addition, HDMI carries a VESA DDC. The DDC is used by
an HDMI* Source to determine the capabilities and characteristics of the Sink.
Audio, video, and auxiliary (control/status) data is transmitted across the three TMDS
data channels. The video pixel clock is transmitted on the TMDS clock channel and is
used by the receiver for data recovery on the three data channels. The digital display
data signals driven natively through the PCH are AC coupled and needs level shifting
to convert the AC coupled signals to the HDMI* compliant digital signals. The
processor HDMI* interface is designed in accordance with the High-Definition
Multimedia Interface.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
150 Doc. No.: 655258, Rev.: 008
Display—12th Generation Intel® Core™ Processors R
HDMI 1.4 4Kx2K 24-30 Hz 24 bpp 4Kx2K 24-30 Hz 24bpp 4Kx2K 24-30 Hz 24bpp
HDMI 2.1 TMDS 4Kx2K 48-60 Hz 24 bpp 4Kx2K 48-60Hz 24bpp 4Kx2K 48-60Hz 24bpp
Compatible (RGB/YUV444) (RGB/YUV444) (RGB/YUV444)
4Kx2K 48-60 Hz 12 bpc 4Kx2K 48-60Hz 12bpc 4Kx2K 48-60Hz 12bpc
(YUV420) (YUV420) (YUV420)
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 151
R 12th Generation Intel® Core™ Processors—Display
Notes: 1. Maximum resolution is based on the implementation of 4 lanes at HBR3 link data rate.
2. PSR2 supported for H/P/U processor lines only and up to 5 K resolutions.
3. bpp - bit per pixel.
4. Resolution support is subject to memory BW availability.
5. High resolution panels supporting Display Stream Compression (DSC) are supported,
technology enablement may be limited due to low market availability.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
152 Doc. No.: 655258, Rev.: 008
Display—12th Generation Intel® Core™ Processors R
Data Lane n
MIPI* DSI (Dual Link) N/A 4096x2304 @60 Hz 24 4096x2304 @60 Hz 24 bpp
bpp 3840x2160 @60 Hz 24 bpp
3840x2160 @60 Hz 24
bpp
MIPI* DSI (Dual Link) N/A 5120x3200 @60 Hz 24 5120x3200 @60 Hz 24 bpp
with DSC bpp
Table 66. Processor Supported Audio Formats over HDMI* and DisplayPort*
Audio Formats HDMI* DisplayPort*
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 153
R 12th Generation Intel® Core™ Processors—Display
The processor will continue to support Silent stream. A Silent stream is an integrated
audio feature that enables short audio streams, such as system events to be heard
over the HDMI* and DisplayPort* monitors. The processor supports silent streams
over the HDMI and DisplayPort interfaces at 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz,
176.4 kHz, and 192 kHz sampling rates and silent multi-stream support.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
154 Doc. No.: 655258, Rev.: 008
Camera/MIPI—12th Generation Intel® Core™ Processors R
11.0 Camera/MIPI
Camer/MIPI is supported on the following processor line.
• P-Processor line
• H-Processor line
• U-Processor line
NOTE
The availability of the features above may vary between different processor SKUs.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 155
R 12th Generation Intel® Core™ Processors—Camera/MIPI
Port A Clock NA
Port A Lane 0 x2
Port A Lane 1
Port B Clock x4
Port B Lane 0 x2
Port B Lane 1
Port C Clock
Port C Lane 0 x2
Port C Lane 1 x4
Port D Lane 0
Port D Lane 1 x2
Port D Clock NA
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
156 Doc. No.: 655258, Rev.: 008
Signal Description—12th Generation Intel® Core™ Processors R
The signal description also includes the type of buffer used for the particular signal
(refer to the following table).
I Input pin
O Output pin
Availability Signal Availability condition - based on segment, SKU, platform type or any other factor
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 157
R 12th Generation Intel® Core™ Processors—Signal Description
Buffer Link
Signal Name Description Dir. Availability
Type Type
DDR0_DQ0[7:0]
DDR0_DQ1[7:0]
DDR0_DQ2[7:0]
DDR0_DQ3[7:0]
DDR0_DQ4[7:0]
DDR0_DQ5[7:0]
S Processor
DDR0_DQ6[7:0] Data Buses: Data Line
DDR0_DQ7[7:0] signals interface to the
P Processor
SDRAM data buses.
DDR0_DQ8[7:0] Line
Example: I/O DDR4 SE
DDR1_DQ0[7:0] H Processor
DDR0_DQ2[5] refers to
DDR1_DQ1[7:0] Line
DDR channel 0, Byte 2,
DDR1_DQ2[7:0] Bit 5. U15
Processor
DDR1_DQ3[7:0]
DDR1_DQ4[7:0]
DDR1_DQ5[7:0]
DDR1_DQ6[7:0]
DDR1_DQ7[7:0]
DDR1_DQ8[7:0]
Data Strobes:
Differential data strobe S Processor
pairs. The data is Line
DDR0_DQSP[8:0] captured at the crossing P Processor
DDR1_DQSP[8:0] point of DQS during Line
reading and write I/O DDR4 Diff
DDR0_DQSN[8:0] H Processor
transactions. Line
DDR1_DQSN[8:0]
Example: DDR0_DQSP0 U15
refers to DQSP of DDR Processor
channel 0, Byte 0.
SDRAM Differential
Clock: Differential
clocks signal pairs, pair
DDR0_CLKN[3:0] per rank. The crossing
DDR0_CLKP[3:0] of the positive edge and S Processor
O DDR4 Diff
DDR1_CLKN[3:0] the negative edge of Line
DDR1_CLKP[3:0] their complement are
used to sample the
command and control
signals on the SDRAM.
SDRAM Differential
Clock: Differential
clocks signal pairs, pair P Processor
DDR0_CLK_N[1:0] per rank. The crossing Line
DDR0_CLK_P[1:0] of the positive edge and H Processor
O DDR4 Diff
DDR1_CLK_N[1:0] the negative edge of Line
DDR1_CLK_P[1:0] their complement are U15
used to sample the Processor
command and control
signals on the SDRAM.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
158 Doc. No.: 655258, Rev.: 008
Signal Description—12th Generation Intel® Core™ Processors R
Buffer Link
Signal Name Description Dir. Availability
Type Type
S Processor
Chip Select: (1 per Line
rank). These signals are P Processor
DDR0_CS[3:0] used to select particular Line
SDRAM components O DDR4 SE
DDR1_CS[3:0] during the active state. H Processor
There is one Chip Select Line
for each SDRAM rank. U15
Processor
S Processor
Line
On Die Termination: P Processor
DDR0_ODT[3:0] (1 per rank). Active Line
O DDR4 SE
DDR1_ODT[3:0] SDRAM Termination H Processor
Control. Line
U15
Processor
S Processor
Activation Command: Line
ACT# HIGH along with P Processor
DDR0_ACT# CS_N determines that Line
O DDR4 SE
DDR1_ACT# the signals addresses H Processor
below have command Line
functionality. U15
Processor
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 159
R 12th Generation Intel® Core™ Processors—Signal Description
Buffer Link
Signal Name Description Dir. Availability
Type Type
S Processor
Line
Command and P Processor
DDR0_PAR Address Parity: These Line
O A SE
DDR1_PAR signals are used for H Processor
parity check. Line
U15
Processor
Memory Reference
S Processor
DDR_VREF_CA[3:0] Voltage for Command O A SE
Line
and Address
P Processor
Line
DDR0_VREF_CA0 Memory Reference
H Processor
Voltage for Command O A SE
DDR1_VREF_CA0 Line
and Address
U15
Processor
System Memory
Power Gate Control: S Processor
When signal is high – Line
platform memory VTT
P Processor
regulator is enable,
Line
DDR_VTT_CTL output high. O A SE
H Processor
When signal is low -
Line
Disables the platform
memory VTT regulator U15
in C8 and deeper and Processor
S3.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
160 Doc. No.: 655258, Rev.: 008
Signal Description—12th Generation Intel® Core™ Processors R
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 161
R 12th Generation Intel® Core™ Processors—Signal Description
Buffer Link
Signal Name Description Dir. Availability
Type Type
DDR0_DQ0[7:0]
DDR0_DQ1[7:0]
DDR0_DQ2[7:0]
DDR0_DQ3[7:0]
DDR0_DQ4[7:0]
DDR1_DQ0[7:0] Data Buses: Data signals interface
to the SDRAM data buses. S Processor Line
DDR1_DQ1[7:0] I/O DDR5 SE
Example: DDR0_DQ2[5] refers to P Processor Line
DDR1_DQ2[7:0] DDR channel 0, Byte 2, Bit 5.
DDR1_DQ3[7:0]
DDR1_DQ4[7:0]
DDR2_DQ0[7:0]
DDR2_DQ1[7:0]
DDR2_DQ2[7:0]
continued...
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
162 Doc. No.: 655258, Rev.: 008
Signal Description—12th Generation Intel® Core™ Processors R
Buffer Link
Signal Name Description Dir. Availability
Type Type
DDR2_DQ3[7:0]
DDR2_DQ4[3:0]
DDR3_DQ0[7:0]
DDR3_DQ1[7:0]
DDR3_DQ2[7:0]
DDR3_DQ3[7:0]
DDR3_DQ4[3:0]
DDR0_DQSP[4:0]
DDR0_DQSN[4:0]
Data Strobes: Differential data
DDR1_DQSP[4:0] strobe pairs. The data is captured at
DDR1_DQSN[4:0] the crossing point of DQS during S Processor Line
reading and write transactions. O DDR5 Diff
DDR2_DQSP[4:0] P Processor Line
DDR2_DQSN[4:0] Example: DDR0_DQSP0 refers to
DQSP of DDR channel 0, Byte 0.
DDR3_DQSP[4:0]
DDR3_DQSN[4:0]
DDR0_CLKN[3:0]
DDR0_CLKP[3:0] SDRAM Differential Clock:
DDR1_CLKN[3:0] Differential clocks signal pairs, pair
DDR1_CLKP[3:0] per rank. The crossing of the positive
edge and the negative edge of their O DDR5 Diff S Processor Line
DDR2_CLKN[3:0] complement are used to sample the
DDR2_CLKP[3:0] command and control signals on the
DDR3_CLKN[3:0] SDRAM.
DDR3_CLKP[3:0]
DDR0_CLK_N[1:0]
DDR0_CLK_P[1:0] SDRAM Differential Clock:
DDR1_CLK_N[1:0] Differential clocks signal pairs, pair
DDR1_CLK_P[1:0] per rank. The crossing of the positive
edge and the negative edge of their O DDR5 Diff P Processor Line
DDR2_CLK_N[1:0] complement are used to sample the
DDR2_CLK_P[1:0] command and control signals on the
DDR3_CLK_N[1:0] SDRAM.
DDR3_CLK_P[1:0]
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 163
R 12th Generation Intel® Core™ Processors—Signal Description
Buffer Link
Signal Name Description Dir Availability
Type Type
Buffer Link
Signal Name Description Dir Availability
Type Type
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
164 Doc. No.: 655258, Rev.: 008
Signal Description—12th Generation Intel® Core™ Processors R
Buffer Link
Signal Name Description Dir. Availability
Type Type
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 165
R 12th Generation Intel® Core™ Processors—Signal Description
Buffer Link
Signal Name Description Dir. Availability
Type Type
• CFG[15]: H/P/U15-Processor
Line PEG62 Lane Reversal:
— 1 - (Default) Normal
— 0 - Reversed
• CFG[14]: U9 Processor Line
PEG60 Lane Reversal:
— 1 - (Default) Normal
— 0 - Reversed
• CFG[17:15]: U9 and S-Processor
Line Reserved configuration lanes.
• CFG[17:16]: H/P/U15-Processor
Line Reserved configuration lanes.
H-Processor
Line
P-Processor
CFG_RCOMP Configuration Resistance Compensation NA NA SE
Line
U-Processor
Line
S-Processor
Line
Power rail used by platform CFG straps H-Processor
VCC_CFG_PU_OUT O GTL SE
for pull up resistors. Line
P-Processor
Line
S-Processor
PROC_TRIGIN Debug pin I CMOS SE
Line
S-Processor
PROC_TRIGOUT Debug pin O CMOS SE
Line
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
166 Doc. No.: 655258, Rev.: 008
Signal Description—12th Generation Intel® Core™ Processors R
Link
Signal Name Description Dir. Availability
Type
Notes: • eDP*/DP*/HDMI*/DSI* implementation go along with additional sideband signals, for more information refer to
®
Intel 600 Series Chipset Family Platform Controller Hub Datasheet, Volume 1 of 2 (#648364).
• x Can be ports A, B, C, D, E
PROC_AUDIN Serial Data Input for display audio interface I SE S/HX Processor Line
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 167
R 12th Generation Intel® Core™ Processors—Signal Description
P Processor Line
CSI_A_DP[1:0] H Processor
CSI-2 Ports Data lane I DPHY Diff
CSI_A_DN[1:0] Line
U Processor Line
P Processor Line
CSI_D_DP[1:0] H Processor
CSI-2 Ports Data lane I DPHY Diff
CSI_D_DN[1:0] Line
U Processor Line
P Processor Line
CSI_B_DP[3:0] H Processor
CSI-2 Ports Data lane I DPHY Diff
CSI_B_DN[3:0] Line
U Processor Line
P Processor Line
CSI_C_DP[3:0] H Processor
CSI-2 Ports Data lane I DPHY Diff
CSI_C_DN[3:0] Line
U Processor Line
P Processor Line
CSI_A_CLK_P CSI 2 Port A Clock H Processor
I DPHY Diff
CSI_A_CLK_N lane Line
U Processor Line
P Processor Line
CSI_B_CLK_P CSI 2 Port A Clock H Processor
I DPHY Diff
CSI_B_CLK_N lane Line
U Processor Line
P Processor Line
CSI_C_CLK_P CSI 2 Port A Clock H Processor
I DPHY Diff
CSI_C_CLK_N lane Line
U Processor Line
P Processor Line
CSI_D_CLK_P CSI 2 Port A Clock H Processor
I DPHY Diff
CSI_D_CLK_N lane Line
U Processor Line
P Processor Line
CSI Resistance H Processor
CSI_RCOMP N/A N/A SE
Compensation Line
U Processor Line
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
168 Doc. No.: 655258, Rev.: 008
Signal Description—12th Generation Intel® Core™ Processors R
Buffer Link
Signal Name Description Dir. Availability
Type Type
S Processor Line
Probe Mode Ready: PROC_PRDY# is a P Processor Line
PROC_PRDY# processor output used by debug tools to O OD SE
determine processor debug readiness. H Processor Line
U Processor Line
S Processor Line
Probe Mode Request: PROC_PREQ# is used by P Processor Line
PROC_PREQ# debug tools to request debug operation of the I GTL SE
processor. H Processor Line
U Processor Line
Test Clock: This signal provides the clock input P Processor Line
for the processor Test Bus (also known as the
PROC_JTAG_TCK I GTL SE H Processor Line
Test Access Port). This signal should be driven
low or allowed to float during power on Reset. U Processor Line
Test Data In: This signal transfers serial test P Processor Line
data into the processor. This signal provides the
PROC_JTAG_TDI I GTL SE H Processor Line
serial input needed for JTAG specification
support. U Processor Line
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 169
R 12th Generation Intel® Core™ Processors—Signal Description
Buffer Link
Signal Name Description Dir. Availability
Type Type
Test Data Out: This signal transfers serial test P Processor Line
data out of the processor. This signal provides
PROC_JTAG_TDO O OD SE H Processor Line
the serial output needed for JTAG specification
support. U Processor Line
P Processor Line
Test Mode Select: A JTAG specification support
PROC_JTAG_TMS I GTL SE H Processor Line
signal used by debug tools.
U Processor Line
S Processor Line
Test Reset: Resets the Test Access Port (TAP) P Processor Line
PROC_JTAG_TRST# logic. This signal should be driven low during I GTL SE
power on Reset. H Processor Line
U Processor Line
P Processor Line
DBG_PMODE H Processor Line
U Processor Line
Buffer Link
Signal Name Description Dir. Availability
Type Type
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
170 Doc. No.: 655258, Rev.: 008
Signal Description—12th Generation Intel® Core™ Processors R
Buffer Link
Signal Name Description Dir. Availability
Type Type
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 171
R 12th Generation Intel® Core™ Processors—Signal Description
NOTE
Refer to the AC,DC specification data for more details on the Buffer type power spec
requirement. For the buffer type for CMOS, refer CMOS DC Specifications on page
198. For the buffer type for electric DC specification data, refer to GTL table in GTL
and OD DC Specification on page 198.
Buffer Link
Signal Name Description Dir. Availability
Type Type
VCCCORE Processor IA Cores and Ring power rail I PWR — All Processor Line
VCC1P05_PROC Sustain and Sustain Gated Power Rail I PWR — All Processor Line
S Processor Line
H Processor Line
VCC1P8_PROC PCIE PHY Power 1.8V Rail I PWR —
P Processor Line
U15 Processor Line
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
172 Doc. No.: 655258, Rev.: 008
Signal Description—12th Generation Intel® Core™ Processors R
Buffer Link
Signal Name Description Dir. Availability
Type Type
Buffer Link
Signal Name Description Dir. Availability
Type Type
VSSGT_SENSE
Isolated, low impedance Ground sense pins. GND_
VSS_SENSE
They can be used for the reference ground N/A — All Processor Line
near the silicon. SENSE
VSSIN_AUX_SENSE /
VSSINAUX_SENSE
Arbitrary connection of these signals to VCC, VDD2, VSS, or to any other signal
(including each other) may result in component malfunction or incompatibility with
future processors. Refer to the table below.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 173
R 12th Generation Intel® Core™ Processors—Signal Description
Reserved: All signals that are RSVD should not be connected on the
RSVD
board.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
174 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Notes: 1. FIVR = Fully Integrated Voltage Regulator. For details, refer to Voltage Regulator on page 175.
2. VccIN_AUX has a few discrete voltages defined by PCH VID.
3. VCC1P05_PROC, for HX SBGA processor the power rail is connected to a platform voltage regulator to supply
power to the sustaining power rails
, P/H/ U 15W-Processor line power rail is connected to VCC1P05_OUT_FET rail through a power gate at
platform, to supply power to the sustain gated power rails.
4. VccMIPILP: When MIPI DSI interface is been used, this power rail should be connected to 1.24 V rail.
The VccCORE and rail VccGTwill remain a VID-based voltage with a loadline similar to
the core voltage rail in previous processors.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 175
R 12th Generation Intel® Core™ Processors—Electrical Specifications
The SVID bus consists of three open-drain signals: clock, data, and alert# to both set
voltage-levels and gather telemetry data from the voltage regulators. Voltages are
controlled per an 8-bit integer value, called a VID, that maps to an analog voltage
level. An offset field also exists that allows altering the VID table. Alert can be used to
inform the processor that a voltage-change request has been completed or to
interrupt the processor with a fault notification.
13.2 DC Specifications
The processor DC specifications in this section are defined at the processor signal pins,
unless noted otherwise.
• The DC specifications for the DDR4/DDR5 signals are listed in the Voltage and
Current Specifications section.
• The DC specifications for the LPDDR4x/DDR4 signals are listed in the Voltage and
Current Specifications section.
• The Voltage and Current Specifications section lists the DC specifications for the
processor and are valid only while meeting specifications for junction temperature,
clock frequency, and input voltages. Read all notes associated with each
parameter.
• AC tolerances for all rails include voltage transients and voltage regulator voltage
ripple up to 1 MHz. Refer additional guidance for each rail.
Table 76. Processor VCCCORE Active and Idle Mode DC Voltage and Current
Specifications
Symbol Parameter Segment Minimum Typical Maximum Unit Note1
Voltage Range
Operating for Processor P/U-Processor
0 — 1.6 V 1,2,3, 7,12,15
Voltage Operating Line
Mode
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
176 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Voltage Range
Operating for Processor S- Processor
0 — 1.72 V 1,2,3, 7,12,15
Voltage Operating Line
Mode
IccMAX Maximum
Processor U-Processor Line
(U15 — — 80 A 4,5,6,7,11
(15W)
Processor) ICC
IccMAX Maximum
Processor U-Processor Line
(U9 — — 50 A 4,5,6,7,11
(9W)
Processor) ICC
HX Processor
IccMAX Maximum
Line, SBGA
(S BGA H55 Processor — — 200 A 4,5,6,7,11
8+ 8 Core
Processor) ICC
(55W)
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 177
R 12th Generation Intel® Core™ Processors—Electrical Specifications
HX Processor
IccMAX Maximum
Line, SBGA
(S BGA H55 Processor — — 160 A 4,5,6,7,11
4+ 8 Core
Processor) ICC
(55W)
Thermal
Design Current
IccTDC (TDC) for — — — VR_TDC A 9
processor
VccCORE Rail
Loadline slope
within the VR H-Processor Line
DC_LL 0 — 2.3 mΩ 10,13,14
regulation loop 4+8/4+4 (45W)
capability
Loadline slope
within the VR H-Processor Line
DC_LL 0 — 2.3 mΩ 10,13,14
regulation loop 6+8/6+4 (45W)
capability
Loadline slope
within the VR P-Processor Line
DC_LL 0 — 2.3 mΩ 10,13,14
regulation loop 6+8 (28W)
capability
Loadline slope
within the VR P-Processor Line
DC_LL 0 — 2.3 mΩ 10,13,14
regulation loop 4+8 (28W)
capability
Loadline slope
within the VR U-Processor Line
DC_LL 0 — 2.8 mΩ 10,13,14
regulation loop (15W)
capability
continued...
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
178 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Loadline slope
within the VR U-Processor Line
DC_LL 0 — 4.5 mΩ 10,13,14
regulation loop (9W)
capability
S-Processor Line
8+ 8/8+4 Core 0 — 1.1 mΩ 10,13,14
Loadline slope
(125W)
within the VR
DC_LL
regulation loop
S-Processor Line
capability
6+4 Core 0 — 1.7 mΩ 10,13,14
( 125W)
S-Processor Line
8+ 8 Core 0 — 1.1 mΩ 10,13,14
(65W)
S-Processor Line
8+ 8 Core 0 — 1.7 mΩ 10,13,14
(35W)
S-Processor Line
6+ 0 Core 0 — 1.7 mΩ 10,13,14
Loadline slope (65W/35W)
within the VR
DC_LL S-Processor Line
regulation loop 0 — 1.7 mΩ 10,13,14
capability 4+ 0 Core
S-Processor Line
0 — 1.7 mΩ 10,13,14
2+ 0 Core
S-Processor Line
8+ 4 Core 0 — 1.1 mΩ 10,13,14
(65W)
S-Processor Line
8+ 4 Core 0 — 1.7 mΩ 10,13,14
(35W)
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 179
R 12th Generation Intel® Core™ Processors—Electrical Specifications
• Below
400kHz:
2.8
• 400kHz-2
MHz:
linear
U-Processor Line decrease
(15W) with log
(frequenc
y) from
2.8 to 2.2
• Above
2MHz:
2.2
U -Processor Same as DC
AC Loadline 3 — — mΩ 10,13,14
Line (9W) LL
• Below
400kHz:2
.3
• 400kHz-2
MHz:linea
r
H-Processor Line decrease
AC_LL AC Loadline 3 — — mΩ 10,13,14
(45W) with log
(frequenc
y) from
2.3 to 1.9
• Above
2MHz:
1.9
HX - Processor
Same as DC
AC_LL AC Loadline 3 Line SBGA 0 — mΩ 10,13,14
LL
(55W)
Same as DC
AC_LL AC Loadline 3 S Processor Line 0 — mΩ 10,13,14
LL
continued...
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
180 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Maximum
Overshoot
T_OVS_TDP time — — — 500 μs
_MAX
TDP/virus
mode
V_OVS Maximum
Overshoot at
TDP_MAX/ — — — 10 %
TDP/virus
virus_MAX mode
Notes: 1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will
be updated with characterized data from silicon measurements at a later date.
2. Each processor is programmed with a maximum valid voltage identification value (VID) that is set at
manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such
that two processors at the same frequency may have different settings within the VID range. Note that this
differs from the VID employed by the processor during a power management event (Adaptive Thermal Monitor,
Enhanced Intel Speed-step Technology, or low-power states).
3. The voltage specification requirements are measured across Vcc_SENSE and Vss_SENSE as near as possible to
the processor. The measurement needs to be performed with a 20MHz bandwidth limit on the oscilloscope,
1.5pF maximum probe capacitance, and 1Ω minimum impedance. The maximum length of the ground wire on
the probe should be less than 5mm. Ensure external noise from the system is not coupled into the oscilloscope
probe.
4. Processor VccCORE VR to be designed to electrically support this current.
5. Processor VccCORE VR to be designed to thermally support this current indefinitely.
6. Long term reliability cannot be assured if tolerance, ripple, and core noise parameters are violated.
7. Long term reliability cannot be assured in conditions above or below Maximum/Minimum functional limits.
8. PSx refers to the voltage regulator power state as set by the SVID protocol.
9. Refer to Intel Platform Design Studio (iPDS) for the minimum, typical, and maximum VCC allowed for a given
current and Thermal Design Current (TDC).
10.LL measured at sense points.
11.Typ column represents IccMAX for commercial application it is NOT a specification - it's a characterization of
limited samples using limited set of benchmarks that can be exceeded.
12.Operating voltage range in steady state.
13.LL spec values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.
14.Load Line (DC) should be measured by the VRTT tool and programmed accordingly via the BIOS Load Line
override setup options. DC Load Line BIOS programming directly affects power measurements (DC).
15.An IMVP9.1 controller to support VccCORE need to have an offset voltage capability and potentially VccCORE
output voltage (VID+Offset) may be higher than 1.5V.
16.Ripple can be higher if DC TOB is below 20mV, as long as Total TOB is within -35mV/+50mV.
U 15W-Processor
VCCINAUX Voltage Range — 1.8 — V 1,2,3,7
Line
U 9W-Processor 1,2,3,7,
VCCINAUX Voltage Range — 1.65 1.8 V
Line 8
HX - Processor
VCCINAUX Voltage Range Line SBGA — 1.8 — V 1,2,3,7
(55W)
S -Processor
VCCINAUX Voltage Range — 1.8 — V 1,2,3,7
Line
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 181
R 12th Generation Intel® Core™ Processors—Electrical Specifications
P-Processor Line
Maximum (28W)
IccMAX 0 — 32 A 1,2
VccIN_AUX Icc
6+8-Core
P-Processor Line
Maximum (28W)
IccMAX 0 — 32 A 1,2
VccIN_AUX Icc
4+8-Core
S-Processor Line
Maximum (125W)
IccMAX 0 — 33 A 1,2
VccIN_AUX Icc 8+ 8/ 8+4/
6+4-Core
S-Processor Line
Maximum (65W/35W)
IccMAX 0 — 33 A 1,2
VccIN_AUX Icc
8+4-Core
S-Processor Line
(65W) 0 — 33 A 1,2
8+ 8-Core
S-Processor Line
(35W) 0 — 33 A 1,2
8+8-Core
S-Processor Line
(35W) 0 — 33 A 1,2
6+0-Core
S-Processor Line
0 — 33 A 1,2
2+0/ 4+0 -Core
HX - Processor
Maximum
IccMAX Line SBGA 0 — 33 A 1,2
VccIN_AUX Icc
(55W)
TOBVCC Voltage
Tolerance P-Processor Line — — AC+DC: +5/-10 % 1,3,6
Budget
TOBVCC Voltage
Tolerance H-Processor Line — — AC+DC: +5/-10 % 1,3,6
Budget
TOBVCC Voltage
U 15W-Processor
Tolerance — — AC+DC: +5/-10 % 1,3,6
Line
Budget
TOBVCC Voltage
S -Processor
Tolerance — — AC+DC:+5/-10 % 1,3,6
Line
Budget
continued...
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
182 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
TOBVCC Voltage
HX-Processor
Tolerance — — AC+DC:+5/-10 % 1,3,6
Line
Budget
HX - Processor
DC_LL DC Loadline Line SBGA — — 2.0 mΩ 4,5
(55W)
Notes: 1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will
be updated with characterized data from silicon measurements at a later date.
2. Long term reliability cannot be assured in conditions above or below Maximum/Minimum functional limits.
3. The voltage specification requirements are measured on package pins as near as possible to the processor with
an oscilloscope set to 100 MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance.
The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the
system is not coupled into the oscilloscope probe.
4. LL measured at sense points. LL specification values should not be exceeded. If exceeded, power, performance,
and reliability penalty are expected.
5. The LL values are for reference. Must still need to meet the voltage tolerance specification.
6. Voltage Tolerance budget values Include ripples
7. VccIN_AUX is having few point of voltage define by CPU VID
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 183
R 12th Generation Intel® Core™ Processors—Electrical Specifications
Table 78. Processor Graphics (VccGT) Supply DC Voltage and Current Specifications
Symbol Parameter Segment Minimum Typical Maximum Unit Note1
Active
Operating voltage 2, 3, 6,
All Processor Line 0 — 1.5 V
voltage Range for 8,11
VccGT
Thermal
Design
Current
IccTDC_GT — — — A 6
(TDC) for
Processor
Graphics Rail
TOBVCCGT Total
PS0, PS1, PS2, PS3 — — -35 /+50 mV 3, 4,13
+Ripple Tolerance
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
184 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Max —
T_OVS_MAX Overshoot — — 10 µs
time
Max —
V_OVS_MAX — — 70 mV
Overshoot
Notes: 1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will
be updated with characterized data from silicon measurements at a later date.
2. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at
manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such
that two processors at the same frequency may have different settings within the VID range. This differs from
the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal
Monitor, Enhanced Intel® SpeedStep Technology, or low-power states).
3. PSx refers to the voltage regulator power state as set by the SVID protocol.
4. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at
manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such
that two processors at the same frequency may have different settings within the VID range. This differs from
the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal
®
Monitor, Enhanced Intel SpeedStep Technology, or low-power states).
5. Operating voltage range in steady state.
6. Load Line measured at the sense point.
7. An IMVP9.1 controller to support VCCGT need to have an offset voltage capability and potentially VCCGT output
voltage (VID+Offset) may be higher than 1.5V.
8. U9 Processors will have few options of VR, the data is for IMVP VR.
9. Ripple can be higher if DC TOB is below 20mV, as long as Total TOB is within -35mV/+50mV.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 185
R 12th Generation Intel® Core™ Processors—Electrical Specifications
Table 79. Processor Graphics (VccSA) Supply DC Voltage and Current Specifications
Symbol Parameter Segment Minimum Typical Maximum Unit Note1
Active
Operating voltage 2, 3, 6,
All Processor Line 0 — 1.5 V
voltage Range for 8,11
VccSA
Thermal
Design
Current
IccTDC_SA (TDC) for — — — A 6
Processor
System
Agent Rail
DC
TOBVCCSA PS0, PS1 ,PS2, PS3 — — ±20 mV 3,4
Tolerance
TOBVCCSA Total
PS0, PS1, PS2, PS3 — — -35 /+50 mV 3, 4,12
+Ripple Tolerance
Max —
T_OVS_MA
Overshoot — — 10 µs
X
time
V_OVS_MA Max —
— — 70 mV
X Overshoot
Notes: 1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will
be updated with characterized data from silicon measurements at a later date.
2. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at
manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such
that two processors at the same frequency may have different settings within the VID range. This differs from
the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal
Monitor, Enhanced Intel® SpeedStep Technology, or low-power states).
3. PSx refers to the voltage regulator power state as set by the SVID protocol.
4. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at
manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such
that two processors at the same frequency may have different settings within the VID range. This differs from
the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal
®
Monitor, Enhanced Intel SpeedStep Technology, or low-power states).
5. Operating voltage range in steady state.
6. Load Line measured at the sense point.
7. U9 Processors will have few options of VR, the data is for IMVP Spec.
8. Ripple can be higher if DC TOB is below 20mV, as long as Total TOB is within -35mV/+50mV.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
186 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Table 80. Memory Controller (VDD2) Supply DC Voltage and Current Specifications
Symbol Parameter Segment Minimum Typical Maximum Unit Note1
TOBVDD2 VDD2 Tolerance All VDD2 MIN <AC+DC< VDD2 MAX V 3,4
Notes: 1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will
be updated with characterized data from silicon measurements at a later date.
2. The current supplied to the DIMM modules is not included in this specification.
3. Includes DC errormeasured on package pins.
4. No requirement on the breakdown of DC noise.
5. The voltage specification requirements are measured on package pins as near as possible to the processor with
an oscilloscope set to 100 MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance.
The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the
system is not coupled into the oscilloscope probe.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 187
R 12th Generation Intel® Core™ Processors—Electrical Specifications
Notes: 1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will
be updated with characterized data from silicon measurements at a later date.
2. Includes AC and DC error, where the AC noise is bandwidth limited to under 1 MHz, measured on package pins.
3. No requirement on the breakdown of AC versus DC noise.
4. The voltage specification requirements are measured on package pins as near as possible to the processor with
an oscilloscope set to 100 MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance.
The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the
system is not coupled into the oscilloscope probe.
Notes: 1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will
be updated with characterized data from silicon measurements at a later date.
2. Includes AC and DC error, where the AC noise is bandwidth limited to under 1 MHz, measured on package pins.
3. No requirement on the breakdown of AC versus DC noise.
4. The voltage specification requirements are measured on package pins as near as possible to the processor with
an oscilloscope set to 100 MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance.
The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the
system is not coupled into the oscilloscope probe.
Processor Power
Rail voltage
support internal
Vcc1P05_PROC All Processor Lines — 1.05 — V 3
Sustain and
Sustain Gated
rails.
Vcc1P05
TOB1P05_PROC All ±5 % 3,5
Tolerance
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
188 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Notes: 1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will
be updated with characterized data from silicon measurements at a later date.
2. Long term reliability cannot be assured in conditions above or below Maximum/Minimum functional limits.
3. The voltage specification requirements are measured on package pins as near as possible to the processor with
an oscilloscope set to 100 MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance.
The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the
system is not coupled into the oscilloscope probe.
4. The maximum IccMAX_1P05_CPU specification is preliminary and based on initial pre-silicon estimation and is
subject to change.
5. Vcc1P05_PROC may be named in other document as Vcc1P05_CPU
6. Vcc1P05_PROC momentarily may rise to 1.15V during certain scenarios, no side effects are expected.
.
Processor Power
Rail voltage
Vcc1P8_PROC S Processor Lines — 1.8 — V 3
support PCIe
(PHY)
Processor Power
Rail voltage HX Processor
Vcc1P8_PROC — 1.8 — V 3
support PCIe Line, SBGA (55W)
(PHY)
Processor Power
Rail voltage P/U 15W
Vcc1P8_PROC — 1.8 — V 3
support PCIe Processor Lines
(PHY)
Processor Power
Rail voltage H- Processor
Vcc1P8_PROC — 1.8 — V 3
support PCIe Lines
(PHY)
Vcc1P8_PROC
TOB1P8_PROC All ±4 % 3,5
Tolerance
+/-15
Frequency range
from 1KHz Up to
AC Noise AC Noise S -Processor Line — — 10MHz mV 6
+/-5
Frequency range
Above 10MHz
HX Processor +/-15
AC Noise AC Noise — — mV 6
Line, SBGA (55W)
continued...
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 189
R 12th Generation Intel® Core™ Processors—Electrical Specifications
Frequency range
from 1KHz Up to
10MHz
+/-5
Frequency range
Above 10MHz
+/-15
Frequency range
from 1KHz Up to
AC Noise AC Noise H -Processor Line — — 10MHz mV 6
+/-5
Frequency range
Above 10MHz
+/-15
Frequency range
from 1KHz Up to
P/U 15W - 10MHz
AC Noise AC Noise — — mV 6
Processor Line
+/-5
Frequency range
Above 10MHz
Notes: 1. All specifications in this table are based on estimates and simulations or empirical data. These specifications will
be updated with characterized data from silicon measurements at a later date.
2. Long term reliability cannot be assured in conditions above or below Maximum/Minimum functional limits.
3. The voltage specification requirements are measured on capacitors pads near to the package, with an
oscilloscope set to 100 MHz bandwidth, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance.
The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the
system is not coupled into the oscilloscope probe.
4. The maximum IccMAX_1P8_CPU specification is preliminary and based on initial pre-silicon estimation and is
subject to change.
5. Vcc1P8_PROC power rail may be named in different document as Vcc1P8_CPU
6. For S-processor line, AC noise spec include VR self generated noise or input source AC noise that passes
through to VR output and droop/overshoot due to transient load.
For P/U 15W-processor lines, the AC noise spec only include VR self generated noise or input source AC noise
that passes through to VR output.
For HX SBGA-processor line, AC noise spec include VR self generated noise or input source AC noise that passes
through to VR output and droop/overshoot due to transient load.
For H -processor lines, the AC noise spec only include VR self generated noise or input source AC noise that
passes through to VR output.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
190 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 191
R 12th Generation Intel® Core™ Processors—Electrical Specifications
Notes: 1. All specifications in this table apply to all processor frequencies. Timing specifications only depend on the
operating frequency of the memory channel and not the maximum rated frequency
2. VIL is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
3. VIH is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
4. VIH and VOH may experience excursions above VDD2. However, input signal drivers should comply with the signal
quality specifications.
5. Pull up/down resistance after compensation (assuming ±5% COMP inaccuracy). Note that BIOS power training
may change these values significantly based on margin/power trade-off. Refer to processor I/O Buffer Models
for I/V characteristics.
6. ODT values after COMP (assuming ±5% inaccuracy). BIOS MRC can reduce ODT strength towards
7. The minimum and maximum values for these signals are programmable by BIOS to one of the two sets.
8. SM_RCOMP[x] resistance should be provided on the system board with 1% resistors. SM_RCOMP[x] resistors
are to VSS. Values are pre-silicon estimations and are subject to change.
9. SM_DRAMPWROK must have a maximum of 15 ns rise or fall time over VDD2 * 0.30 ±100 mV and the edge
must be monotonic.
10.SM_VREF is defined as VDD2/2 for DDR4
11.RON tolerance is preliminary and might be subject to change.
12.Maximum-minimum range is correct but center point is subject to change during MRC boot training.
13.Processor may be damaged if VIH exceeds the maximum voltage for extended periods.
continued...
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
192 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Notes: 1. All specifications in this table apply to all processor frequencies.Timing specifications only depend on the
operating frequency of the memory channel and not the maximum rated frequency
2. VIL is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
3. VIH is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
4. VIH and VOH may experience excursions above VDD2. However, input signal drivers should comply with the signal
quality specifications.
5. Pull up/down resistance after compensation (assuming ±5% COMP inaccuracy). Note that BIOS power training
may change these values significantly based on margin/power trade-off. Refer to processor I/O Buffer Models
for I/V characteristics.
6. ODT values after COMP (assuming ±5% inaccuracy). BIOS MRC can reduce ODT strength towards
7. The minimum and maximum values for these signals are programmable by BIOS to one of the two sets.
8. SM_RCOMP[x] resistance should be provided on the system board with 1% resistors. SM_RCOMP[x] resistors
are to VSS. Values are pre-silicon estimations and are subject to change.
9. SM_DRAMPWROK must have a maximum of 15 ns rise or fall time over VDD2 * 0.30 ±100 mV and the edge
must be monotonic.
10.SM_VREF is defined as VDD2/2 for DDR5
11.RON tolerance is preliminary and might be subject to change.
12.Maximum-minimum range is correct but center point is subject to change during MRC boot training.
13.Processor may be damaged if VIH exceeds the maximum voltage for extended periods.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 193
R 12th Generation Intel® Core™ Processors—Electrical Specifications
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
194 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Notes: 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies. Timing specifications
only depend on the operating frequency of the memory channel and not the maximum rated frequency
2. VIL is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
3. VIH is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
4. VIH and VOH may experience excursions above VDD2. However, input signal drivers should comply with the signal
quality specifications.
5. Pull up/down resistance after compensation (assuming ±5% COMP inaccuracy). Note that BIOS power training
may change these values significantly based on margin/power trade-off. Refer to processor I/O Buffer Models
for I/V characteristics.
6. ODT values after COMP (assuming ±5% inaccuracy). BIOS MRC can reduce ODT strength towards
7. The minimum and maximum values for these signals are programmable by BIOS to one of the two sets.
8. SM_RCOMP[x] resistance should be provided on the system board with 1% resistors. SM_RCOMP[x] resistors
are to VSS. Values are pre-silicon estimations and are subject to change.
9. SM_DRAMPWROK must have a maximum of 15 ns rise or fall time over VDD2 * 0.30 ±100 mV and the edge
must be monotonic.
10.SM_VREF is defined as VDD2/2 for DDR4
11.RON tolerance is preliminary and might be subject to change.
12.Maximum-minimum range is correct but center point is subject to change during MRC boot training.
13.Processor may be damaged if VIH exceeds the maximum voltage for extended periods.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 195
R 12th Generation Intel® Core™ Processors—Electrical Specifications
(SM_PG_CNTL1)
Notes: 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies. Timing specifications
only depend on the operating frequency of the memory channel and not the maximum rated frequency
2. VIL is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
3. VIH is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
4. VIH and VOH may experience excursions above VDD2. However, input signal drivers should comply with the signal
quality specifications.
5. Pull up/down resistance after compensation (assuming ±5% COMP inaccuracy). Note that BIOS power training
may change these values significantly based on margin/power trade-off. Refer to processor I/O Buffer Models
for I/V characteristics.
6. ODT values after COMP (assuming ±5% inaccuracy). BIOS MRC can reduce ODT strength towards
7. The minimum and maximum values for these signals are programmable by BIOS to one of the two sets.
8. SM_RCOMP[x] resistance should be provided on the system board with 1% resistors. SM_RCOMP[x] resistors
are to VSS. Values are pre-silicon estimations and are subject to change.
9. SM_DRAMPWROK must have a maximum of 15 ns rise or fall time over VDD2 * 0.30 ±100 mV and the edge
must be monotonic.
10.SM_VREF is defined as VDD2/2 for DDR4
11.RON tolerance is preliminary and might be subject to change.
12.Maximum-minimum range is correct but center point is subject to change during MRC boot training.
13.Processor may be damaged if VIH exceeds the maximum voltage for extended periods.
Notes: 1. Refer to the PCI Express Base Specification for more details.
2. Low impedance defined during signaling. Parameter is captured for 5.0 GHz by RLTX-DIFF.
3. PEG_RCOMP resistance should be provided on the system board with 1% resistors. COMP resistors are to
VCCIO_OUT. PEG_RCOMP- Intel allows using 24.9 Ω 1% resistors.
4. DC impedance limits are needed to ensure Receiver detect.
5. The Rx DC Common Mode Impedance should be present when the Receiver terminations are first enabled to
ensure that the Receiver Detect occurs properly. Compensation of this impedance can start immediately and
the 15 Rx Common Mode Impedance (constrained by RLRX-CM to 50 Ω ±20%) should be within the specified
range by the time Detect is entered.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
196 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
Notes: 1. Value when driving into load impedance anywhere in the ZID range.
2. A transmitter should minimize ΔVOD and ΔVCMTX(1,0) in order to minimize radiation, and
optimize signal integrity
0.95 1.3 V 2
Notes: 1. Applicable when the supported data rate <= 1.5 Gbps.
2. Applicable when the supported data rate > 1.5 Gbps.
3. Though no maximum value for ZOLP is specified, the LP transmitter output impedance shall
ensure the TRLP/TFLP specification is met.
4. The voltage overshoot and undershoot beyond the VPIN is only allowed during a single 20 ns
window after any LP-0 to LP-1 transition or vice versa. For all other situations it must stay
within the VPIN range.
5. This value includes ground shift.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 197
R 12th Generation Intel® Core™ Processors—Electrical Specifications
Table 94. GTL Signal Group and Open Drain Signal Group DC Specifications
Symbol Parameter Minimum Maximum Units Notes1
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
198 Doc. No.: 655258, Rev.: 008
Electrical Specifications—12th Generation Intel® Core™ Processors R
The PECI interface operates at a nominal voltage set by Vcc1p05_PROC. The set of DC
electrical specifications shown in the following table is used with devices normally
operating from a Vcc1P05_PROC interface supply.
Vcc1p05_PROC nominal levels will vary between processor families. All PECI devices will
operate at the Vcc1p05_PROC level determined by the processor installed in the system.
Notes: 1. Vcc1p05_PROC supplies the PECI interface. PECI behavior does not affect Vcc1p05_PROC minimum / maximum
specifications.
2. The leakage specification applies to powered devices on the PECI bus.
3. The PECI buffer internal pull up resistance measured at 0.75* Vcc1p05_PROC.
The input buffers in both client and host models should use a Schmitt-triggered input
design for improved noise immunity. Use the following figure as a guide for input
buffer design.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 199
R 12th Generation Intel® Core™ Processors—Electrical Specifications
VTTD
Minimum VP
Minimum Valid Input
Hysteresis Signal Range
Maximum VN
PECI Ground
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
200 Doc. No.: 655258, Rev.: 008
Package Mechanical Specifications—12th Generation Intel® Core™ Processors R
Halogenated Flame
Yes
Retardant Free
Static Pre-Load Compressive 400 N [80 lbf; End of life] 845 N [190 lbf; Beginning of life]
Static Total Compressive 534 N [120 lbf, Beginning 1068 N [240 lbf; Beginning of life]
of Life] 400 N [80 lbf; End
of life]
PnP cover vertical removal for SMT 0.5 lb Not recommended for system assy
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 201
R 12th Generation Intel® Core™ Processors—Package Mechanical Specifications
Halogenated Flame
Yes
Retardant Free
The P/H/U Processor Lines use a Flip Chip technology available in a Ball Grid Array
(BGA) package. The following table provides an overview of the package mechanical
attributes. For specific dimensions (die size, die location, and so on), refer to the
processor package mechanical drawings.
Halogenated Flame
Yes
Retardant Free
Substrate Z = 0.594+/-0.08mm
Package Dimensions Z 1.185±0.096 (BOTTOM OF BGA TO TOP
OF DIE)
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
202 Doc. No.: 655258, Rev.: 008
Package Mechanical Specifications—12th Generation Intel® Core™ Processors R
The U9 Processor Lines use a Flip Chip technology available in a Ball Grid Array (BGA)
package. The following table provides an overview of the package mechanical
attributes. For specific dimensions (die size, die location, and so on), refer to the
processor package mechanical drawings.
Halogenated Flame
Yes
Retardant Free
Substrate Z = 584±0.065
Package Dimensions Z 1.033±0.079 (BOTTOM OF BGA TO TOP
OF DIE)
Moisture Sensitive
Devices: 60 months
Maximum time: associated with customer shelf life
from bag seal date; Non-
TIMESUSTAINED STORAGE in Intel Original sealed moisture barrier bag and / NA
moisture sensitive
or box
devices: 60 months from
lot date
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 203
R 12th Generation Intel® Core™ Processors—Package Mechanical Specifications
moisture sensitivity labeling (MSL) as indicated on the packaging material. Boxed Land Grid
Array packaged (LGA) processors are MSL 1 ('unlimited' or unaffected) as they are not heated
in order to be inserted in the socket.
Notes: 1. TABSOLUTE STORAGE applies to the un-assembled component only and does not apply to the shipping media,
moisture barrier bags or desiccant. Refers to a component device that is not assembled in a board or socket
that is not to be electrically connected to a voltage reference or I/O signals.
2. Specified temperatures are based on data collected. Exceptions for surface mount re-flow are specified by
applicable JEDEC J-STD-020 documents. The JEDEC, J-STD-020 moisture level rating and associated handling
practices apply to all moisture sensitive devices removed from the moisture barrier bag.
3. Post board attaches storage temperature limits are not specified for non-Intel branded boards. Consult your
board manufacturer for storage specifications.
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
204 Doc. No.: 655258, Rev.: 008
CPU And Device IDs—12th Generation Intel® Core™ Processors R
15.1 CPUID
Table 100. CPUID Format
Extended Extended Processo Family Model Stepping
Reserved Reserved
SKU CPUID Family Model r Type Code Number ID
[31:28] [15:14]
[27:20] [19:16] [13:12] [11:8] [7:4] [3:0]
S-processor
90672h Reserved 0000000b 1001b Reserved 00b 0110b 111b 0010b
8+8
HX SBGA -
90672h Reserved 0000000b 1001b Reserved 00b 0110b 111b 0010b
processor 8+8
S-processor
90675h Reserved 0000000b 1001b Reserved 00b 0110b 111b 0101b
6+0
P-processor
906A3h Reserved 0000000b 1001b Reserved 00b 0110b 1010b 0011b
6+8
H-processor
906A3h Reserved 0000000b 1001b Reserved 00b 0110b 1010b 0011b
6+8
U15-processor
906A4h Reserved 0000000b 1001b Reserved 00b 0110b 1010b 0100b
2+8
U9-processor
906A4h Reserved 0000000b 1001b Reserved 00b 0110b 1010b 0100b
2+8
• The Extended Family, Bits [27:20] are used in conjunction with the Family Code,
®
specified in Bits[11:8], to indicate whether the processor belongs to Intel Core™
processor family.
• The Extended Model, Bits [19:16] in conjunction with the Model Number, specified
in Bits [7:4], are used to identify the model of the processor within the processor's
family.
• The Family Code corresponds to Bits [11:8] of the EDX register after RESET, Bits
[11:8] of the EAX register after the CPUID instruction is executed with a 1 in the
EAX register, and the generation field of the Device ID register accessible through
Boundary Scan.
• The Model Number corresponds to Bits [7:4] of the EDX register after RESET, Bits
[7:4] of the EAX register after the CPUID instruction is executed with a 1 in the
EAX register, and the model field of the Device ID register accessible through
Boundary Scan.
• The Stepping ID in Bits [3:0] indicates the revision number of that model.
• When EAX is initialized to a value of '1', the CPUID instruction returns the
Extended Family, Extended Model, Processor Type, Family Code, Model Number
and Stepping ID value in the EAX register. Note that the EDX processor signature
value after reset is equivalent to the processor signature output value in the EAX
register.
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 205
R 12th Generation Intel® Core™ Processors—CPU And Device IDs
Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX
registers after the CPUID instruction is executed with a 2 in the EAX register.
Capabilities
Reserved 34h
Pointer
Reserved 38h
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
206 Doc. No.: 655258, Rev.: 008
CPU And Device IDs—12th Generation Intel® Core™ Processors R
Platform Device ID
H 6+8 4641h
H 6+4 4649h
H 4+8 4621h
H 4+4 4629h
P 6+8 4641h
P 4+8 4621h
P 2+8 4601h
U9 2+8 4602h
U9 2+4 460Ah
U9 1+4 461Ah
®
12th Generation Intel Core™ Processors
June 2022 Datasheet, Volume 1 of 2
Doc. No.: 655258, Rev.: 008 207
R 12th Generation Intel® Core™ Processors—CPU And Device IDs
Processor
Platform GT SKU Device ID
Step
®
12th Generation Intel Core™ Processors
Datasheet, Volume 1 of 2 June 2022
208 Doc. No.: 655258, Rev.: 008