Non Isolated

Download as pdf or txt
Download as pdf or txt
You are on page 1of 150

VII SEM ELECTIVE V

MODERN POWER CONVERTER


Dr. LakshmanRao S. Paragond
Associate Professor Dept of Electrical and Electronics Engg
MIT Manipal
Course outcome
 Design and Analysis of non-isolated dc-dc converter topologies- 10

 Design and Analysis of isolated dc-dc converter topologies - 10

 Analysis of soft switched converters- 11

 Analysis of converter dynamics and control- 04


 Design of magnetics for switched mode converter applications -03

References

 Robert W. Erickson, Dragan Maksimovic; “Fundamental of Power Electronics”, (2 ed),


Springer, 2001)

 Ned Mohan, Tore Undeland, William Robbins, “Power Electronics, Converters,


Applications and Design”, Wiley, 2007
 Introduction to Power Electronics”, Tata McGraw-Hill, 2010
 Prof. Umanand and Prof. Ramanarayanan, IISc Bangalore, Switched Mode Power Conversion:
http://nptel.ac.in/courses/108108036/

8/16/2022 MIT MANIPAL 2


8/16/2022 MIT MANIPAL 3
Introduction
Introduction
• Power supply convert alternating current to the direct (DC)
current mainly convert 110-240v AC

• Three types of power supply:


– Linear power supply
– Switched mode (SMPS
– Uninterrupted (UPS)
– power SMPS stands for Switch Mode Power Supply.
• This receives 230V AC and translates it into different DC levels
such as +5V, -5V, +12V, -12V.
SMPS
Linear power supply

• Linear power supply: transformer is used to convert voltage.

• Transformer convert the line AC voltage to a smaller peak


voltage

• Rectifies AC signal produces large waveforms , capacitor filter


is used filter the rectified wave which contain small pulses
(ripple).

•Depend on requirements regulator adjust the output voltage

•Good line and load regulation lower output voltage ripples.


Linear power supply
8/16/2022 MIT MANIPAL 9
Operation

• The power supplies used in computers are switched


mode power supplies.

• The primary power received from AC mains is


rectified and filtered as high-voltage DC.
1) Linear Power Supply

2) Switched Mode Power Supply


Linear Regulated Power Supply

Switch Mode Power Supply (SMPS


8/16/2022 MIT MANIPAL 13
8/16/2022 MIT MANIPAL 14
8/16/2022 MIT MANIPAL 15
8/16/2022 MIT MANIPAL 16
Difference between Linear Supply and Switch Mode
Power Supply
SWITCH MODE POWER SUPPLY
PARAMETERS LINEAR POWER SUPPLY
(SMPS)

Definition It completes the It converts the input


stepping down of AC signal into DC first then
voltage first then it it steps down the voltage
converts it into DC. up to desired level.

Efficiency Low efficiency i.e. about High Efficiency i.e. about


20-25% 60-65%

Voltage Regulation Voltage regulation is Voltage regulation is


done by voltage done by feedback circuit.
regulator.
Magnetic material used Stalloy or CRGO core is Ferrite core is used
used

Weight It is bulky. It is less bulky in


comparison to linear
power supply.
Reliability More reliable in its reliability depends on
comparison to SMPS. the transistors used for
switching
Complexity Less complex than SMPS. More complex than
Linear power supply.
Transient response It possess faster response. It possess slower
response.
RF interference No RF interference RF shielding is required as
switching produces more
RF interference.

Noise and It is immune to moise and Effect of noise and


Electromagnetic electromagnetic electromagentic
interference interference. interference is quite
significant, thus EMI
filters are required.
[50khz to 1Mhz]
Applications Used in Audio frequency Used in chargers of
applications and RF mobile phones, DC
applications. motors etc.
SMPS
• Switched mode : electronic power supply with switching
regulator.

• power SMPS stands for Switch Mode Power Supply.


– This receives 230V AC and translates it into different DC
levels such as +5V, -5V, +12V, -12V.
• it is switched to a high frequency approximately 10 to 100 KHz
by a bipolar transistor and fed to the primary side (P) of a step-
down transformer.

• Uses feedback mechanism


SMPS schematic diagram
SMPS working
• Convert AC to DC voltage with rectifier

• Which is unregulated DC voltage sent it to filter

• Inverter convert DC to AC with help of power oscillator.

• Output transformer inverts AC voltage up to down to the


required output level.

• Output rectifier and filter : AC output from transformer is


rectified.

• For lower voltage uses silicon/schottky diodes used and


smoothing the rectified output by using filter.
SMPS working
 This reduces the amount of the voltage passed through the
transformer.

• So the output voltage will be maintained normally.

• Then it is sent to the output of the power supply.

• A sample of this output is sent back as feedback signal for


regulation.
AT and ATX power supply
 PC using XT, AT,babyAT and LPX form factor uses switch to turn
on the computer.

 Newer versions of motherboard send signals through


motherboard to power supply.

– AT

– ATX/NLX
AT type SMPS
 Front side power connector to SMPS

 AT style SMPS provides DC output on two 6-pin


connectors(carries DC power to motherboard) and two 4-pin
connectors

 Power good flag is set

output voltage stable


AT type SMPS
ATX/NLX type SMPS
 Doesn't connect directly to power button

 It uses five DC voltage ,20 pin connector.

– PS-ON: when it is low SMPS is ON or else OFF.

– 5VSB:supplies power supply to circuits

– PW-OK:power good signal.

 Front side power connector to SMPS

 AT style SMPS provides DC output on two 6-pin


connectors(carries DC power to motherboard) and two 4-pin
connectors
ATX/NLX type SMPS
Power Supply Characteristic
 Wattage: The total, maximum output of the power supply in
watts,Typical power ranges are from 200W to 500W.

 Efficiency :

 Efficiency=Useful Power Output / Total Electrical


Power Consume.

 Regulation : The ability of a SMPS to maintain an output


voltage within specified limits under varying of input voltage.
Power Supply Characteristic
 Ripple : Also called AC Ripple or Periodic and Random
Deviation(PARD) or simply Noise the Power Supply of course
produces DC outputs from AC input.

 Load Regulation: Sometimes called voltage load regulation.


This specification refers to the ability of the power supply to
control the output voltage level

 Line Regulation: The complement of load regulation, this


parameter describes the ability of the power supply to control
its output levels
Power Supply problems
 Blackouts: it is complete loss of electric power where voltage and current
drop to 0,usually caused by physical interruption in the power line due to
accidental damage by a person or act of nature, loss of AC will invariably
shutdown the computer,loss of data, reduction productivity, corrupt file
structure and damage files.

 Brownouts (Sag): The under voltage condition The high load items like air
conditioners, welding machine, motor etc draw to much current that the AC
voltage level drops.

 power supply will fall out which resulting in intermittent system operation.
file may be lost or corrupted on the hard drive.
ATX/NLX type SMPS
Power Supply problems
 Surge: small over voltage conditions that take place over relatively long
periods and regulate power to a desired level excess energy must be
switched (in SMPS).

 Spikes: A spike is a large over voltage condition that occurs in the


milliseconds. high energy switches can cause spikes on the AC line. Example
equipment like drill machine, grinders, welding equipment etc. can produce
power spikes.
Symptoms Supply problems
1. Flickering Lights,

2. . Premature Component Failure,

3. Hard Drive Crashes, 4. The PC stalls, crashes, or reboots for no apparent


reason.

4. You suffer chronic or frequent hard drive failures or file access problems.

6. The CMOS RAM or modem NVRAM periodically looses its contents or

becomes corrupted.

7. The PC behaves erratically when other high-energy devices are turned on.

8. The modem regularly looses its connection, or fails data transfers.

9. The monitor display flickers or waves.


Protection Devices
 To run a computer system properly requires a steady power supply with
clean and noise free power.
Protection Devices
 Surge Suppressor: simple and relatively inexpensive devices, designed to
absorb high-voltage transients produced by lightning and other high-energy
equipment.

 Device inserted in AC to avoid spikes.

 Avoids peak AC voltage.

 Protection is accomplished by clamping (or shunting) voltages above a


certain level (usually above 200 volts).

 Metal oxide varistor, or MOV, diverts the extra voltage.

 Circuit Breaker:Its purpose was to protect lighting circuit wiring from


accidental short-circuits and overloads.
Protection Devices
 Circuit Breaker:Its purpose was to protect lighting circuit wiring from
accidental short-circuits and overloads.

 CB can be reset to function normal.


Protection Devices
 Circuit Breaker:

 1.actuator lever: trip/reset

 2 actuator mechanism

 3.Contacts:allow current

 6 calibration screw:
Uninterrupted Power Supply (UPS)
 An UPS provides a back up power supply when there is a power failure from
AC mains.
Uninterrupted Power Supply (UPS)
 On-line UPS.
Outline (I)

Introducing switching regulators


Basis of their analysis in steady state
Detailed study of the basic DC/DC converters in
continuous conduction mode
◦ Buck, Boost and Buck-Boost converters
◦ Common issues and different properties
◦ Introduction to the synchronous rectification

40
Outline (II)

Study of the basic DC/DC converters in discontinuous conduction mode


DC/DC converters with galvanic isolation
◦ How and where to place a transformer in a DC/DC converter
◦ The Forward and Flyback converters
◦ Introduction to converters with transformers and several transistors
Control circuitry for DC/DC converters
◦ Building blocks in controllers
◦ Introduction to the dynamic modelling

8/16/2022 MIT MANIPAL 41


Introduction to power
processing
Power Loss in Ideal Switch
Linear DC/DC conversion (analog circuitry)
RV Q iO
ig iO ig

= (vOiO)/(vgig) RL vO
vg RL vO vg
iO  ig
vE
vE
Av -   vO/vg Av -
Feedback loop Vref Feedback loop Vref

First idea Actual implementation

 Only a few components


 Robust
 No EMI generation
 Only lower output voltage
 Efficiency depends on input/output voltages
 Low efficiency
 Bulky
8/16/2022 MIT MANIPAL 46
Linear versus switching DC/DC conversion

ig Q iO S
ig iO

vg RL vO
vg RL vO
vE -
Av vE -
PWM Av
Feedback loop Vref
Feedback loop Vref
Linear
Switching (provisional)

Features:
vO_avg
vO 100% efficiency
vg
 Undesirable output voltage
waveform
t
8/16/2022 MIT MANIPAL 47
Introducing the switching DC/DC conversion (I)
S vO
ig iO vO_avg
vg
vg RL vO t
The AC component must be
vE -
PWM Av removed!!
Feedback loop Vref
S
ig iO
S
ig iO
Filter
vg RL vO
vg RL vO
C filter
PWM Av -
C filter vE
Vg VO Feedback loop Vref
t
Basic switching DC/DC
It doesn’t work!!! converter (provisional)
8/16/2022 MIT MANIPAL 48
Introducing the switching DC/DC conversion (II)
S iL
ig iO S
ig iO
Filter L
vg RL vO LC filter
vg RL vO
C

PWM Av -
vE LC filter

Feedback loop Vref Infinite voltage across L when


S1 is opened
Including a diode It doesn’t work either!!!

S iL
ig iO
+ L + vD VO
vD RL vO Vg
vg iD C
D - -
t
LC filter
Basic switching DC/DC converter
8/16/2022 MIT MANIPAL 49
Introducing the switching DC/DC conversion (III)

iS iL
S iL iO
iO ig
ig
L
S + L C +
+ + vD vO
vD vO vg RL
vg iD RL iD D - -
D - C -

LC filter Buck converter

Starting the analysis of the Buck converter in steady state:


 L & C designed for negligible output voltage ripple (we are designing a DC/DC
converter)
 iL never reaches zero (Continuous Conduction Mode, CCM)
 The study of the Discontinuous Conduction Mode (DCM) will done later
CCM DCM
iL
iL
t t

8/16/2022 MIT MANIPAL 50


First analysis of the Buck converter in CCM
(In steady-state)
Analysis based on the specific topology of the Buck converter

iS iL iL
ig iO iO
+ L C
S + L C + +
vD vO vD RL vO
vg RL -
iD D - -

LC filter
vD
vg vD vD_avg = vO
vO vg

t
t
dT The AC component is
T
d: “duty cycle” removed by the filter

 This procedure is only valid for


vO = vD_avg = d·vg converter with explicit LC filter

8/16/2022 MIT MANIPAL 51


Steady-state analysis of the Buck converter in CCM (I)

Step 1: Main waveforms. Remember that the output voltage remains constant
during a switching cycle if the converter has been properly designed
ig vS iS iL iO
+ -
Driving signal
iD + L C +
S vD vO
vg RL t
D - -
iL
iL iO

L
t
S on, D C +
vO iS
off vg RL
-
t
During dT
iL iO iD
t
S off, D L C +
RL vO dT
on -
T
During (1-d)T
8/16/2022 MIT MANIPAL 52
Analysis for the Switch Closed iL iO

S on, D VL C +
RL vO
off vs -
Rearranging
During dT
The change in current while the switch is closed is
computed by modifying the preceding equation.

Analysis for the Switch Open

2
8/16/2022 MIT MANIPAL 53
iL iO

S off, D L C +
RL vO
on -

During (1-d)T

8/16/2022 MIT MANIPAL 54


8/16/2022 MIT MANIPAL 55
8/16/2022 MIT MANIPAL 56
8/16/2022 MIT MANIPAL 57
8/16/2022 MIT MANIPAL 58
Steady-state analysis of the Buck converter in CCM (II)

Step 1: Main waveforms (cont’)


vS iL + vL - iO Driving signal
+ -
+ L C + t
S vD vO
vg RL iL
D - - DiL
iL_avg
t
i L + vL - iO
vL
S on, D vg-vO
L C + t
off, vO
vg RL
dT -
- vO
dT
T
iL + vL - iO
S off, D
on, L C +  From Faraday’s law:
vO
(1-d)T RL
- DiL = vO(1-d)T/L

8/16/2022 MIT MANIPAL 59


Steady-state analysis of the Buck converter in CCM (III)

Step 2 and 2 (bis): Average inductor voltage and capacitor current


 Average value of iC: ig iS + vL - iL iO
iC_avg = 0 iD L iC +
Node1 vO
S RL
 Volt·second balance: vg
D C -
(vg - vO)dT - vO(1-d)T = 0
Therefore: vO = d·vg (always vO < vg)
Driving signal
Step 3: Average KCL and KVL:
t
 KCL applied to Node1 yields: iL
iL - iC - iO = 0 iL_avg
t
iL_avg - iC_avg - iO = 0 vL
Therefore: iL_avg = iO = vO/RL vg-vO
+ t

Step 4: Power balance:


- - vO
dT
ig_avg = iS_avg = iOvO/vg = d·iO
T
8/16/2022 MIT MANIPAL 60
Steady-state analysis of the Buck converter in CCM (IV)

ig vS iS iL iO Summary
+ -
iD + L C + Driving signal
S vD vO
vg RL t
D - -
vD
vg
vO = d·vg (always vO < vg)
t
vSmax = vDmax = vg iL iO
iL_avg = iO = vo/RL t
iS
ig_avg = iS_avg = d·iO DiL
iD_avg = iL_avg - iS_avg = (1-d)·iO t

DiL = vO(1-d)T/L iD
t
iL_peak = iL_avg + DiL/2 = iO + vO(1-d)T/(2L) dT
iS_peak = iD_peak = iL_peak T
8/16/2022 MIT MANIPAL 61
8/16/2022 MIT MANIPAL 62
Introducing another analysis method (I)

Could we use the aforementioned analysis in the


case of this converter (SEPIC)?

ig L1 C1 iD D
+ -
iS iL2 R
+
Vg VO
L2 C2 -
S

 Obviously, there is not an explicit LC filter


 Therefore, we must use another method

8/16/2022 MIT MANIPAL 63


Introducing another analysis method (II)
Powerful tools to analyze DC/DC converters in steady-state

Step 1- To obtain the main waveforms (with no quantity values)


using Faraday’s law and Kirchhoff’s current and voltage laws

Step 2- To take into account the average value of the voltage


across inductors and of the current through capacitors in
steady-state

Step 2 (bis)- To use the volt·second balance

Step 3- To apply Kirchhoff’s current and voltage laws in average


values

Step 4- Input-output power balance

8/16/2022 MIT MANIPAL 64


Introducing another analysis method (III)

Any electrical circuit that operates in steady-state satisfies:

 The average voltage across an inductor is zero. Else, the net current
through the inductor always increases and, therefore, steady-state is not
achieved

 The average current through a capacitor is zero. Else, the net voltage
across the capacitor always increases and, therefore, steady-state is not
achieved

+
L vL_avg = 0
Circuit in
Vg
-
steady-state
C iC_avg = 0

8/16/2022 MIT MANIPAL 65


Introducing another analysis method (IV)

Particular case of many DC/DC converters in steady-state:

 Voltage across the inductors are rectangular waveforms


 Current through the capacitors are triangular waveforms
vL Same areas
+ v1
Circuit in
L vL + t
- - -v2
Vg steady-state dT
C iC T Volt·second balance:
V1dT – V2(1-d)T = 0
vL_avg = 0 iC_avg = 0
iC
+ t
-
Same areas
8/16/2022 MIT MANIPAL 66
Introducing another analysis method (V)
Any electrical circuit of small dimensions (compared with the wavelength
associated to the frequency variations) satisfies:

 Kirchhoff’s current law (KCL) is not only satisfied for instantaneous current values, but
also for average current values

 Kirchhoff’s voltage law (KVL) is not only satisfied for instantaneous voltage values, but
also for average voltage values

 KVL applied to Loop1 yields:


Example vg - vL1 - vC1 - vL2 = 0
Node1 vg - vL1_avg - vC1_avg - vL2_avg = 0
iL1 L1 iC1 C1 Therefore: vC1_avg = vg
+ vL1 - + -  KCL applied to Node1 yields:
vC1
iS + iL1 - iC1 - iS = 0
vL2
Vg L2 iL1_avg - iC1_avg - iS_avg = 0
S
Loop1 -
Therefore: iS_avg = iL1_avg

8/16/2022 MIT MANIPAL 67


Introducing another analysis method (VI)
A switching converter is (ideally) a lossless system

ig  Input power:
iO
Pg = vgig_avg
Switching-mode +
vg RL vO  Output power:
DC/DC converter -
PO = vOiO = vO2/RL

 Power balance:
Therefore: vgig_avg = vO2/RL
Pg = PO

 A switching-mode DC/DC converter as an ideal DC transformer


ig_avg iO
being N = vO/vg
+
RL vO
vg - ig_avg = iOvO/vg = N·iO
1:N
DC Transformer Important concept!!
8/16/2022 MIT MANIPAL 68
8/16/2022 MIT MANIPAL 69
8/16/2022 MIT MANIPAL 70
8/16/2022 MIT MANIPAL 71
8/16/2022 MIT MANIPAL 72
8/16/2022 MIT MANIPAL 73
1) A cuck converter has an input of 12V and its output of -18V supplying a
40W load. select the duety ratio. The switching frequency is 5 0kHz, the
inductor size such that the change in inductor current is no more than 10%
of the average inductor current, the output ripple voltage is no more than
1%. And ripple voltage C1 is no more than 5%.

8/16/2022 MIT MANIPAL 74


2) A cuck Converter has the following parameters source voltage is 5V and
output voltage is 12V load current is 1A, switching frequency is 100khz.
Determine the value of the energy storing capacitor such that the capacitor
voltage ripple should be less than 3%.

8/16/2022 MIT MANIPAL 75


THE SINGLE-ENDED PRIMARY INDUCTANCE
CONVERTER (SEPIC)

8/16/2022 MIT MANIPAL 76


Kirchhoff’s voltage law around the path containing Vs, L1, C1, and L2 gives

Using the average of these voltages,

showing that the average voltage across the capacitor C1 is

When the switch is closed, the diode is off, and the circuit is as shown in
Fig. The voltage across L1 for the interval DT is

8/16/2022 MIT MANIPAL 77


When the switch is open, the diode is on, and the circuit is as shown in
Fig. Kirchhoff’s voltage law around the outermost path gives

Assuming that the voltage across C1 remains constant at its average


value of Vs

where D is the duty ratio of the switch. The result is

8/16/2022 MIT MANIPAL 78


8/16/2022 MIT MANIPAL 79
8/16/2022 MIT MANIPAL 80
8/16/2022 MIT MANIPAL 81
8/16/2022 MIT MANIPAL 82
Power supplies for telecommunications applications may require high
currents at low voltages. Design a buck converter that has an input voltage
of 3.3 V and an output voltage of 1.2 V. The output current varies between
4 and 6 A. The output voltage ripple must not exceed 2 percent. Specify
the inductor value such that the peak-to-peak variation in inductor current
does not exceed 40 percent of the average value. Determine the required
capacitor.

The duty ratio is determined

8/16/2022 MIT MANIPAL 83


8/16/2022 MIT MANIPAL 84
8/16/2022 MIT MANIPAL 85
8/16/2022 MIT MANIPAL 86
8/16/2022 MIT MANIPAL 87
8/16/2022 MIT MANIPAL 88
Steady-state analysis of the Boost converter in CCM (I)

Can we obtain vO > vg?  Boost converter


Step 1: Main waveforms
Driving signal
ig + vL - i L iD iO
t
L iS D + + iL
vO DiL
vg S C - RL -
t
iS
iL + vL -

S on, D off, t
L
during dT vg iD
t
i L + vL - iO dT
T
S off, D on, L C +
during (1-d)T vO
RL
-  From Faraday’s law:
DiL = vgdT/L
8/16/2022 MIT MANIPAL 89
Steady-state analysis of the Boost converter in CCM (II)

Step 2 and 2 (bis): Average values Node1


ig + vL - i L iD iO
 Average value of iC:
iC_avg = 0 L iC
iS D + +
vO
 Volt·second balance: vg S C - RL -
vgdT - (vO - vg)(1-d)T = 0
Therefore: vO = vg/(1-d) (always vO > vg)
Driving signal
Step 3: Average KCL and KVL:
t
 KCL applied to Node1 yields:
iD
iD_avg DiL
iD - iC - iO = 0
t
iD_avg - iC_avg - iO = 0
vL
Therefore: iD_avg = iL_avg(1-d) = iO = vO/RL vg
t
Step 4: Power balance:
dT -(vO-vg)
ig_avg = iL_avg = iOvO/vg = iO/(1-d)
T
8/16/2022 MIT MANIPAL 90
Steady-state analysis of the Boost converter in CCM (III)

ig + v L - i L - vD + iO Summary
L iC Driving signal
iS D iD +
vg
+ RL vO t
S vS C -
- vD
vO

vO = vg/(1-d) (always vO > vg) t


iL
vSmax = vDmax = vO
t
iL_avg = ig_avg = iO/(1-d) = vo/[RL(1-d)] iS
DiL
iS_avg = d·iL_avg = d·vo/[RL(1-d)] t

iD_avg = iO DiL = vgdT/L iD


iO
iL_peak = iL_avg + DiL/2 = iL_avg + vgdT/(2L) dT t

iS_peak = iD_peak = iL_peak T


8/16/2022 MIT MANIPAL 91
Steady-state analysis of the Buck-Boost converter in CCM (I)

Can we obtain either vO < vg or vO > vg  Buck-Boost converter


ig iS iD iO
Driving signal
iL D
+ - -
S vO t
vL C + RL +
vg L iL
- DiL
ig t
+ iS
iL
S on, D off, vL
during dT vg L t
-
Charging stage iD
iO t

iL+ dT
S off, D on, C - -
vL vO T
during (1-d)T + RL
L - +
 From Faraday’s law:
Discharging stage DiL = vgdT/L
8/16/2022 MIT MANIPAL 92
Steady-state analysis of the Buck-Boost converter in CCM (II)

Step 2 and 2 (bis): Average values Node1


ig iD
 Average value of iC: iS iO
iC_avg = 0 iL D iC
+ - -
S vO
 Volt·second balance: vg
vL C + RL +
L -
vgdT - vO(1-d)T = 0
Therefore: vO = vgd/(1-d)
Driving signal
Step 3: Average KCL and KVL:
t
 KCL applied to Node1 yields: iD
iD_avg DiL
iD - iC - iO = 0 t
iD_avg - iC_avg - iO = 0 vL
vg
Therefore: iD_avg = iL_avg(1-d) = iO = vO/RL t

Step 4: Power balance: -vO


dT
ig_avg = iS_avg = iOvO/vg = iOd/(1-d) T
8/16/2022 MIT MANIPAL 93
Steady-state analysis of the Buck-Boost converter in CCM (III)

ig i
+ vS - S
i D + vD - iO Summary
iL Driving signal
+ D - -
S vO t
vL + RL +
vg L C
- vD
vO + vg

vO = vgd/(1-d) (both vO < vg and vO > vg) t


iL
vSmax = vDmax = vO + vg
t
iD_avg = iO DiL = vgdT/L iS
DiL
iL_avg = iD_avg/(1-d) = iO/(1-d) = vo/[RL(1-d)] t

iD
iS_avg = ig_avg = d·iL_avg = d·vo/[RL(1-d)] iO

iL_peak = iL_avg + DiL/2 = iL_avg + vgdT/(2L) dT t

iS_peak = iD_peak = iL_peak T


8/16/2022 MIT MANIPAL 94
Applications of Buck boost converter
•It is used in the self regulating power supplies.
•It has consumer electronics.
•It is used in the Battery power systems.
•Adaptive control applications.
•Power amplifier applications.

Advantages of Buck Boost Converter


•It gives higher output voltage.
•Low operating duct cycle.
•Low voltage on MOSFETs

8/16/2022 MIT MANIPAL 95


Common issues in basic DC/DC converters (I)

L + + Complementary
S vO
vg C - RL
D - switches + inductor
Buck
S D

L d 1-d
D + + + +
vO vO
vg - RL vg C - RL -
S C - L
Boost

D +
- vO Voltage source
S
vg L C + RL -

Buck-Boost The inductor is a energy buffer to


connect two voltage sources
8/16/2022 MIT MANIPAL 96
Common issues in basic DC/DC converters (II)
Diode turn-off
We start when the diode is on
vg
 The diode turns off when the
L + +
vO transistor turns on
vg S C - RL
-
D Buck  The diode reverse recovery time is
of primary concern evaluating
switching losses
L D  Schottky diodes are desired from
C + +
vO this point of view
vg S vO - RL -
Boost  In the range of line voltages, SiC
diodes are very appreciated
vO + vg
 Boost converter is word-wide used
D C + as a part of the modern off-line power
- vO
S supplies (Power Factor Corrector, PFC)
vg L Buck- + RL -
Boost
8/16/2022 MIT MANIPAL 97
Comparing basic DC/DC converters (I)
Generalized study as DC transformer (I)
ig iO

L ig_avg iO
+ +
S vO
vg C - RL
D - +
RL vO
Buck vg -
ig iO 1:N
DC Transformer
L D + +
vO
vg S C - RL -

Boost  Buck: N= d (only vO < vg)


ig iO
 Boost: N= 1/(1-d) (only vO > vg)
D
- +  Buck-Boost: N= -d/(1-d)
S vO
vg L C + RL - (both vO < vg and vO > vg)

Buck-Boost
8/16/2022 MIT MANIPAL 98
Comparing basic DC/DC converters (II)
Generalized study as DC transformer (II)
ig_avg iO

+
RL vO
vg -
1:N
DC Transformer

ig_avg = iON = iOd/(1-d)

 Buck: ig_avg = iON = iOd


 Boost: ig_avg = iON = iO/(1-d)
Buck-Boost: ig_avg = iON = - iOd/(1-d)

8/16/2022 MIT MANIPAL 99


Comparing basic DC/DC converters (III)

Electrical stress on components (I)

ig iS vS iO
+ -
iD + +
S vD RL vO
vg -
D -
DC/DC converter

 Buck:  Boost:  Buck-Boost:


vSmax = vDmax = vg vSmax = vDmax = vO vSmax = vDmax = vO + vg
iS_avg = ig_avg iL_avg = ig_avg iS_avg = ig_avg
iL_avg = iO iD_avg = iO iD_avg = iO
iD_avg = iL_avg - iS_avg iS_avg = iL_avg - iD_avg iL_avg = iS_avg + iD_avg

8/16/2022 MIT MANIPAL 100


Comparing basic DC/DC converters (IV)
Example of electrical stress on components (I)
1 A (avg) 2A
vS_max = vD_max = 100 V
L + + iS_avg = iD_avg = 1 A
S 50 V
C - RL iL_avg = 2 A
100 V D -
FOMVA_S = FOMVA_D = 100 VA
100 W Buck, 100% efficiency

1 A (avg) 2A vS_max = vD_max = 150 V


D iS_avg = 1 A
- -
S 50 V iD_avg = 2 A
100 V L C + RL + iL_avg = 3 A
FOMVA_S = 150 VA
100 W Buck-Boost, 100% efficiency
FOMVA_D = 300 VA
 Higher electrical stress in the case of Buck-
Boost converter
 Therefore, lower actual efficiency
8/16/2022 MIT MANIPAL 101
Comparing basic DC/DC converters (V)
Example of electrical stress on components (II)
4 A (avg) 2A
vS_max = vD_max = 50 V
L D iS_avg = iD_avg = 2 A
+ +
25 V C - RL 50 V iL_avg = 4 A
S -
FOMVA_S = FOMVA_D = 100 VA
100 W Boost, 100% efficiency

4 A (avg) 2A

D vS_max = vD_max = 75 V
- -
S 50 V iS_avg = 4 A
25 V L C + RL +
iD_avg = 2 A
100 W Buck-Boost, 100% efficiency
iL_avg = 6 A
FOMVA_S = 300 VA
 Higher electrical stress in the case of Buck- FOMVA_D = 150 VA
Boost converter
 Therefore, lower actual efficiency
8/16/2022 MIT MANIPAL 102
Comparing basic DC/DC converters (VI)

 Price to pay for simultaneous step-down and step-


up capability:
Higher electrical stress on components and,
therefore, lower actual efficiency

 Converters with limited either step-down or step-up


capability:
Lower electrical stress on components and,
therefore, higher actual efficiency

8/16/2022 MIT MANIPAL 103


Comparing basic DC/DC converters (VII)

Example of power conversion between similar voltage


levels based on a Boost converter

6.12 A (avg) L 5A
vS_max = vD_max = 60 V
1.12 A D +
iS_avg = 1.12 A
+
(avg) 60 V iD_avg = 5 A
50 V S C - RL -
iL_avg = 6.12 A
300 W Boost, 98% efficiency
FOMVA_S = 67.2 VA
FOMVA_D = 300 VA

Very high efficiency can be achieved!!!

8/16/2022 MIT MANIPAL 104


Comparing basic DC/DC converters (VIII)

The opposite case: Example of power conversion between


very different and variable voltage levels based on a Buck-
Boost converter
20 - 2 A (avg) 5A

D
- -
S 60 V
L C + RL + vS_max = vD_max = 260 V
20 - 200 V
iS_avg_max = 20 A
300 W Buck-Boost, 75% efficiency
iD_avg_max = 5 A
Remember previous example: iL_avg = 25 A
FOMVA_S = 67.2 VA FOMVA_S_max = 5200 VA
FOMVA_D = 300 VA FOMVA_D = 1300 VA

High efficiency cannot be achieved!!!


8/16/2022 MIT MANIPAL 105
Comparing basic DC/DC converters (IX)

One disadvantage exhibited by the Boost converter:


The input current has a “direct path” from the input voltage source to the
load. No switch is placed in this path. As a consequence, two problems arise:
 Large peak input current in start-up
 No over current or short-circuit protection can be easily implemented
(additional switch needed)

L D + +
vg vO
S C - RL -
Boost

Buck and Buck-Boost do not exhibit these problems


8/16/2022 MIT MANIPAL 106
Synchronous rectification (I)

 To use controlled transistors (MOSFETs) instead of diodes to achieve high


efficiency in low output-voltage applications
 This is due to the fact that the voltage drop across the device can be lower
if a transistor is used instead a diode
 The conduction takes place from source terminal to drain terminal
 In practice, the diode (Schottky) is not removed

L idevice
S L
D MOSFET S1
Diode S2
L
S1
S2 vdevice
8/16/2022 MIT MANIPAL 107
Synchronous rectification (II)
 In converters without a transformer, the control circuitry must provide
proper driving signals
 In converters with a transformer, the driving signals can be obtained
from the transformer (self-driving synchronous rectification)
 Nowadays, very common technique with low output-voltage Buck
converters

L
L S2 + +
S1 S1 vO
vg C - RL -
vO D
S2
Synchronous Buck
Q’ -
PWM Av
Q Vref
Feedback loop

8/16/2022 MIT MANIPAL 108


Input current and current injected into the output RC cell (I)

 If a DC/DC converter were an ideal DC transformer, the input and output


currents should also be DC currents
 As a consequence, no pulsating current is desired in the input and output
ports and even in the current injected into the RC output cell

ig iS vS
iRC
+ -
iD + + +
S vD v
vg C - RL - O
D -

Desired current DC/DC converter


Desired current
ig iRC

t t
8/16/2022 MIT MANIPAL 109
Input current and current injected into the output RC cell (II)
ig iRC
ig iRC
L + +
S vO
vg C - RL
t D - t
Noisy Buck Low noise
ig iRC

ig L D +
iRC
+
vO
vg S C - RL -
t t
Low noise Boost Noisy
ig iRC

ig D
-
+
vO
iRC
S -
vg L C + RL
t t
Noisy Buck-Boost Noisy
8/16/2022 MIT MANIPAL 110
Input current and current injected into the output RC cell (III)

ig iRC Adding EMI filters

LF + L + +
S vO
vg CF - C - RL
D -

Filter Buck
ig iRC

L D LF
+ + +
vO
vg S CF - C - RL -

Boost Filter
ig iRC

LF D LF
+ - - -
CF S CF R vO
vg - + C + L +
L

Filter
Buck-Boost Filter
8/16/2022 MIT MANIPAL 111
Four-order converters (converters with integrated filters)
ig L1 C1 iD D  Same vO/vg as Buck-Boost
-
iS
+
vC1 iL2
RL
 Same stress as Buck-Boost
+
vO  vC1 = vg
vg
S
L2 C2 -
 Filtered input
SEPIC ig L1 C1 iL2 L2

 Same vO/vg as Buck-Boost +


vC1
-
iD RL
iS
 Same stress as Buck-Boost -
vO
vg
 vC1 = vg + vO S
D C2 +

 Filtered input and output


Cuk
iS iL2
C1
S vC1
- + L2
RL
 Same vO/vg as Buck-Boost
L1
D +
vO
 Same stress as Buck-Boost
vg C2
iL1
iD
-  vC1 = vO
 Filtered output
Zeta
8/16/2022 MIT MANIPAL 112
DC/DC converters operating in DCM (I)

 Only one inductor in basic DC/DC converters


 The current passing through the inductor decreases when the load
current decreases (load resistance increases)
iL iL
iL_avg
L iO
ig t

+ Driving signal
S RL vO t
vg D -
dT
DC/DC converter
T

 Buck:  Boost:  Buck-Boost:


iL_avg = iO iL_avg = iO/(1-d) iL_avg = iS_avg + iD_avg = diO/(1-d) + iO
= iO/(1-d)

8/16/2022 MIT MANIPAL 113


DC/DC converters operating in DCM (II)

 When the load decreases, the converter goes toward Discontinuous


Conduction Mode (DCM)

RL_1
iL
iL_avg
Decreasing load

t Operation in CCM
RL_2 > RL_1
iL
iL_avg

t
RL_crit > RL_2 Boundary between CCM
iL iL_avg
and DCM
t
It corresponds to RL = R L_crit
8/16/2022 MIT MANIPAL 114
DC/DC converters operating in DCM (III)

What happens when the load decreases below the critical value?

RL_crit  DCM starts if a diode is used as


iL iL_avg rectifier
Decreasing load

t  If a synchronous rectifier (SR) is used,


RL_3 > RL_crit the operation depends on the driving
iL iL_avg signal

t  CCM operation is possible with


CCM w. SR
synchronous rectifier with a proper driving
signal (synchronous rectifier with signal
almost complementary to the main
RL_3 > RL_crit transistor)
iL iL_avg
t
DCM w. diode

8/16/2022 MIT MANIPAL 115


DC/DC converters operating in DCM (IV)
Remember:
iL_avg = iO (Buck) or iL_avg = iO/(1-d) (Boost and Buck-Boost)

RL > RL_crit  For a given duty cycle, lower average


CCM w. SR value (due to the negative area)  lower
iL iL_avg
output current for a given load  lower
output voltage
t

RL > RL_crit  For a given duty cycle, higher average


DCM w. diode value (no negative area)  higher output
iL iL_avg current for a given load  higher output
voltage
t
The voltage conversion ratio vO/vg is always higher in DCM
than in CCM (for a given load and duty cycle)
8/16/2022 MIT MANIPAL 116
DC/DC converters operating in DCM (V)

How can we get DCM (of course, with


a diode as rectifier) ?
iL
After decreasing the
inductor inductance

t
iL
After decreasing the
switching frequency

t
iL After decreasing the
load (increasing the
load resistance)
t

8/16/2022 MIT MANIPAL 117


8/16/2022 MIT MANIPAL 118
8/16/2022 MIT MANIPAL 119
8/16/2022 MIT MANIPAL 120
8/16/2022 MIT MANIPAL 121
Buck Converter: Waveforms at the Boundary of
Cont./Discont. Conduction
• ILB = critical current below which inductor current
becomes discontinuous

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
Buck Converter: Discontinuous Conduction
Mode
• Steady state; inductor current discontinuous (i.e. it goes
zero for a time)
• Note that output voltage depends on load current

Vo D2

Vd 0.25I o
D2 
I LB ,max

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
Buck: Limits of Discontinuous Conduction

• The duty-ratio of 0.5 has the highest value of the critical


current
• For low output current, buck goes discontinuous

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
Buck: Limits of Cont./Discont. Conduction

• In regulated power supply, Vd may fluctuate but Vo is kept


constant by control of D

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
Buck Conv.: Output Voltage Ripple
• ESR is assumed to be zero; continuous conduction
mode

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
Buck Conv.: Output Voltage Ripple
• ESR is assumed to be
zero
Vo (1  D )T Vo (1  D )
DiL, pp  
L f sw L

 1  T  DiL, pp  Vo (1  D)
DQ      
 2  2  2  8 f sw2 L

DQ Vo (1  D)
Dvo , pp  
C 8 f sw2 LC

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
Buck Conv.: Calculations
• Shown for SPICE example with fsw = 200 kHz, D = 0.5, L
= 33 µH, C = 10 µF, Io = 1A

Vo (1  D ) (5)(1  0.5)
DiL, pp   6
 0.38 A
f sw L ( 2  10 )( 33  10 )
5

DQ Vo (1  D ) (5)(1  0.5)
Dvo , pp    6 6
 24 mV
C 2
8 f sw LC 8( 2  10 ) (33  10 )(10  10 )
5 2

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
For the buck converter of source voltage is 48V , L=100µH, c=500µF, R=
40Ω, switching frequency is 10kHz and Duty ratio is 0.6
(a) Show that the inductor current is discontinuous, (b) Determine the
output voltage Vo.

8/16/2022 MIT MANIPAL 129


For the buck converter of source voltage is 24V , L=200µH, c=1000µF, R=
20Ω, switching frequency is 10kHz and Duty ratio is 0.4 (a) Show that the
inductor current is discontinuous, (b) Determine the output voltage Vo.

8/16/2022 MIT MANIPAL 130


8/16/2022 MIT MANIPAL 131
8/16/2022 MIT MANIPAL 132
8/16/2022 MIT MANIPAL 133
DC/DC converters operating in DCM (VII)
Voltage conversion ratio vO/vg for the Buck-Boost converter in DCM
ig +
iL
Driving signal vL From Faraday’s law:
vg L - vg = LiL_max/(dT)
iL iL_max t During d·T
iL_avg iO
iL +
C - - And also:
iL_max t vL vO
iD L - + RL + vO = LiL_max/(d’T)
iD_avg
During d’·T
vL t
vg Also:
+ iD_avg = iL_maxd’/2, iD_avg = vO/R
- -vO t
d·T d’·T And finally calling M = vO/vg we obtain:
T M =d/(k)1/2 where k =2L/(RT)
8/16/2022 MIT MANIPAL 134
DC/DC converters operating in DCM (VIII)

The Buck-Boost converter just on the boundary RL = RL_crit


iL iL_avg
between DCM and CCM t

 Due to being in DCM: M = vO/vg = d/(k)1/2, where: k =


2L/(RT)
 Due to being in CCM: N = vO/vg = d/(1-d)
 Just on the boundary: M = N, R = Rcrit, k = kcrit
 Therefore: kcrit = (1-d)2
 The converter operates in CCM if: k > kcrit
 The converter operates in DCM if: k < kcrit

8/16/2022 MIT MANIPAL 135


DC/DC converters operating in DCM (IX)

Summary for the basic DC/DC converter

Buck Boost Buck-Boost

N=d 1 d
N= N=
1-d 1-d
2
M= d
4d2 M=
4k 1+ 1+
1+ 1+ 2 k k
d M=
2
kcrit = (1-d)2
kcrit = (1-d) kcrit = d(1-d)2
kcrit_max = 1
kcrit_max = 1 kcrit_max = 4/27
k = 2L/(RT)
8/16/2022 MIT MANIPAL 136
DC/DC converters operating in DCM (X)
CCM versus DCM
Driving signal Driving signal
t
vD t vD

t - Lower conduction losses in t


CCM (lower rms values)
iL iL
iL_avg - Lower losses in DCM when S iL_avg
turns on and D turns off
iS t - Lower losses in CCM when S iS t
turns off
- Lower inductance values in
t t
iD DCM (size?) iD

dT t dT t
T T

8/16/2022 MIT MANIPAL 137


SEPIC Converter
• Single-ended primary inductance converter (SEPIC)
• Can buck or boost the voltage
• Note that output is similar to buck-boost, but without a
phase inversion
Vo D

Vd 1  D

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
CHAPTER 7 INTRODUCTION TO DC/DC
Power Electronics
CONVERTERS
Kirchhoff’s voltage law around the path containing Vs, L1, C1, and L2 gives

Using the average of these voltages,

showing that the average voltage across the capacitor C1 is

When the switch is closed, the diode is off. The voltage across L1 for
the interval DT is

When the switch is open, the diode is on. Kirchhoff’s voltage law
around the outermost path gives

8/16/2022 MIT MANIPAL 140


Assuming that the voltage across C1 remains constant at its average
value of Vs

for the interval (1 D)T. Since the average voltage across an inductor is
zero for periodic operation,

where D is the duty ratio of the switch. The result is

8/16/2022 MIT MANIPAL 141


Assuming no losses in the converter, the power supplied by the source
is the same as the power absorbed by the load.

Power supplied by the dc source is voltage times the average current,


and the source current is the same as the current in L1.

Output power can be expressed as

Solving for average inductor current, which is also the average source
current,

8/16/2022 MIT MANIPAL 142


The variation in iL1 when the switch is closed is found from

For L2, the average current is determined from Kirchhoff’s current law at the
node where C1, L2, and the diode are connected.

The average current in each capacitor is zero, so the average current in


L2 is

8/16/2022 MIT MANIPAL 143


The variation in iL2 is determined from the circuit when the switch is
closed. Using Kirchhoff’s voltage law around the path of the closed
switch, C1, and L2 with the voltage across C1 assumed to be a constant Vs,
gives

The output stage consisting of the diode, C2, and the load resistor is the
same as in the boost converter, so the output ripple voltage is

8/16/2022 MIT MANIPAL 144


8/16/2022 MIT MANIPAL 145
Reliability and efficiency

The voltage drop and switching time of diode D1 is critical to a SEPIC's


reliability and efficiency. The diode's switching time needs to be extremely
fast in order to not generate high voltage spikes across the inductors, which
could cause damage to components. Fast conventional diodes or Schottky
diodes may be used.

The resistances in the inductors and the capacitors can also have large
effects on the converter efficiency and output ripple. Inductors with lower
series resistance allow less energy to be dissipated as heat, resulting in
greater efficiency (a larger portion of the input power being transferred to
the load).

Capacitors with low equivalent series resistance (ESR) should also be used
for C1 and C2 to minimize ripple and prevent heat build-up, especially in C1
where the current is changing direction frequently.

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
Disadvantages

Like the buck–boost converter, the SEPIC has a pulsating output current.
The similar Ćuk converter does not have this disadvantage, but it can only
have negative output polarity, unless the isolated Ćuk converter is used.

•Since the SEPIC converter transfers all its energy via the series capacitor,
a capacitor with high capacitance and current handling capability is
required.

•The fourth-order nature of the converter also makes the SEPIC converter
difficult to control, making it only suitable for very slow varying
applications.

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
Typical SEPIC Applications

Typical SEPIC applications include the following:

•Battery-operated equipments and handheld devices

•LED lighting applications

•DC power supplies with a wide range of input voltages

Solar PV Array Fed Water Pumping System Using SEPIC Converter


Based BLDC Motor Drive

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
The converter should meet certain standards 6V<Vin< 0.5 A An
acceptable output voltage ripple is Vo, pp< 0.1 V Calculate Duty Cycle
and Inductance

Duty Cycle Calculation:

CHAPTER 7 INTRODUCTION TO DC/DC


Power Electronics
CONVERTERS
CHAPTER 7 INTRODUCTION TO DC/DC
Power Electronics
CONVERTERS

You might also like