Tma Cit309
Tma Cit309
5. ______ consists of repeating the process of instruction fetch and instruction execution
a) Processor activity
b) all of the options
c) Program execution
d) Process excecution
6. When the value of an operand is contained in a field in the instruction being executed, the
addressing mode is known as ______
a) Field addressing mode
b) Immediate addressing mode
c) I/O addressing mode
d) Processor addressing mode
7. ______ defines specific interruptible points and implement mechanisms for restarting an
instruction
a) Complex instruction set computer
b) Program counter
c) Interrupt handle
d) Hardware computers
11. The signle data register contained in the processor is called ______
a) Memory address
b) Processor address
c) Program counter
d) Accumulator
12. The provision of graceful degradation influence of processor failure by operating system is called
______
a) Reliability and fault tolerance
b) Memory management
c) Scheduling
d) Synchronization
13. In ______ operating system, the user submits the job on cards or tape to a computer operator.
a) Multiprocessing operaing system
b) Batch operating system
c) Multitasking
d) Distributed
14. The following systems except ______ are provided to facilitate DMA transfers from I/O
processors
a) time sharing
b) addressing
c) abbreviation
d) simplicity
15. The following are methods of accessing units of data except ______
a) Hierarchical access
b) Associative access
c) Sequential access
d) Direct access
16. Computer ______ refers to the operational units and their interconnections that realize the
architectural specification
a) Organization
b) Operation
c) Architecture
d) Specification
19. At the instruction execution stage of a pipeline, one of the following activities can occur except
______
a) if the instruction is a branch, the branch target virtual address is calculated and branch
conditions are checked
b) if the instruction is a register-to-register operation, the ALU performs the arithmetic/logic
operation
c) cache tag checks are performed for loads and stores
d) if the instruction is load/store, the data virtual address is calculated
20. The ______ pulse signals the start of each machine cycle from the control unit
a) Write control
b) IO/M
c) ALE
d) Print