Slyt 391
Slyt 391
Slyt 391
L1
470 µH VIN
1 2
+
C5
D1 C2 +
R5 0.1 µF
HD04 2.2 µF Q2
200 400 V
AC AC 3904 C4
0.1 µF
C1
120 to 0.01 µF
230 VRMS 400 V S
–
Q3 G FQD2P40
3906 Q4
F1 R2 L2
D 470 µH
1-A Fuse 200 k
D3 D5 C6 + VOUT
R3 ES1G 68 µF 5 VDC at
200 k BAS16 D4 750 mA
D2 BAT54
5.1 V
Q1 R6
FCX658ATA
3.74 k
U1 R4
TPS64203DBV
66.5
1 EN SW 6
2 GND VIN 5
3 FB ISENSE 4 R1
C3 1.21 k
1 µF
16
D2 and high-voltage resistors R2 and R3. After the 5-V rail inductance at high line, assuming that K = 0.4 for the
is up, Schottky diode D4 allows the 5-V output rail to inductor’s ripple-current factor.
power the controller. ( VIN − VOUT ) × ton(min) ( 230 V − 5 V ) × 0.65 µs
Power FET Q4 must have a high enough VDS voltage L= =
rating not to be damaged by the input voltage, and a high ∆I L 0.4 × 0.750 A (1)
enough current rating to handle IPMOS(RMS) = IOUT(max) × = 488 µH → 470 µH
√Dmax. It must also be in a package capable of dissipating
PCond = (IOUT(max) × √Dmax)2 × RDS(on). Traditionally, high- The relatively high K value minimizes inductor size and
voltage p-channel FETs have had a gate capacitance or proves to be acceptable because the steady-state output-
turn-on/off times that were too large, a drain-to-source ripple requirement for this particular application was no
resistance (RDS(on)) that was too high, a threshold voltage larger than 0.02 × VOUT , or 100 mVPP at high load. Being
(VTH) that was too large, and/or have simply been too hysteretic, the TPS6420x controllers typically work best
expensive to make a circuit like the one in Figure 1 practi- with some ripple on the output voltage. An output capaci-
cal (i.e., efficient enough relative to cost). Since the high tor with at least 50-mΩ ESR is recommended and would
line of 230 VRMS + 10% tolerance comes from the 350-VPK produce a ripple voltage of ∆VPP(ESR) = ∆IL × RESR, which
AC line, the FET, filter, and input capacitors need to be typically far exceeds the capacitive component of the volt-
rated for 400 V. age ripple. The measured ripple for this application is
The FQD2P40 is a relatively new, 400-V p-channel shown in Figure 2.
MOSFET. With an RDS(on) of 5.0 Ω from a 10-V gate drive Because the TPS64203 is hysteretic, its output voltage
and a total gate charge of less than 13 nC, this FET can will have higher ripple at lower output power when it is
easily be switched by the controller—with relatively fewer running in pulsed-frequency mode. The measured operat-
conductive and switching losses than older FETs—with the ing frequency of the converter is approximately 32 kHz,
help of the innovative drive circuit consisting of Q2, Q3, C4, which agrees with the predicted value of
and D3. The converter’s rectifying Schottky diode, D5, is Dmin 5 V/250 V
selected with a voltage rating capable of blocking the input fSW = = = 31 kHz.
ton(min) 0.65 µs
voltage, a peak-current rating slightly higher than the out-
put voltage, and an average current rating of IDiode(Avg) =
(1 – D) × IOUT(max). With a Dmax of 5 V/120 V = 0.04 and How the drive circuit works
such low output power, the peak-current rating and the Bipolar transistor Q1 and resistors R4 and R5 form a
power dissipation are not a concern in either switch. constant-current-driven level shifter that allows the low-
The buck power stage’s LC filter is designed as explained voltage TPS64203 controller to operate the discrete gate-
in the TPS6420x family data sheet. With the input voltage drive circuit formed by Q2 and Q3. Like the controller, the
being much larger than the output voltage, all of the level shifter is powered by Zener diode D2 at start-up and
TPS6420x controllers will run in minimum-on-time mode. the regulated 5-V rail, through Schottky diode D4, after
Equation 1 computes the recommended buck-converter start-up. Power FET Q4’s gate must be overdriven just
enough to provide the required output current with an
acceptable RDS(on). Too much drive increases switching
Figure 2. Output ripple at VIN = 250 VDC and
losses, while too little increases conduction losses. From a
IOUT = 500 mA
review of the FQD2P40 data sheet and some trial and
error, VGS ≅ 12 V was selected.
Capacitor C4 and diode D3 are critical to the drive
circuit’s functionality. Resistor R5 is selected to set the
gate-drive level of 12 V below the voltage at the rectifier’s
output. Diode D3 clamps capacitor C4 to this level. Specif
Output Ripple (100 mV/div)
17
Time (1 ms/div)
18
Internet
TI Semiconductor Product Information Center
Home Page
support.ti.com
E2E is a trademark of Texas Instruments. All other trademarks are the property of
their respective owners.
Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DLP® Products www.dlp.com Communications and www.ti.com/communications
Telecom
DSP dsp.ti.com Computers and www.ti.com/computers
Peripherals
Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps
Interface interface.ti.com Energy www.ti.com/energy
Logic logic.ti.com Industrial www.ti.com/industrial
Power Mgmt power.ti.com Medical www.ti.com/medical
Microcontrollers microcontroller.ti.com Security www.ti.com/security
RFID www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense
Defense
RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video
Wireless www.ti.com/wireless-apps
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated