Xilinx User Manual
Xilinx User Manual
Xilinx User Manual
Release Notes,
Installation, and Licensing
Revision History
The following table shows the revision history for this document.
Chapter 4: WebTalk
WebTalk Participation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Setting WebTalk Install Preference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Setting WebTalk User Preferences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Types of Data Collected . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Transmission of Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
What’s New
ISE® Design Suite is a proven and mature development environment for All Programmable
devices. With the 14.7 release, it now moves into the sustaining phase of its product life
cycle. In the future, while there are no more planned ISE major releases, you will continue to
receive Xilinx’s superior technical support and Xilinx may release periodic updates and
patches. If you have not already done so, Xilinx recommends signing up for “My Alerts” at
http://www.xilinx.com/support/answers/18683.htm to keep you informed.
For new design starts with 7 series and Zynq®, Xilinx recommends that customers migrate
to the Vivado® Design Suite. This will allow customers to take advantage of the improved
productivity and quality of results found in the new UltraFAST design methodology for
Vivado. For new designs on pre 7 series devices, ISE licenses will continue to be provided
when purchasing Vivado Design Suite.
• Zynq®-7000
° 7Z100
• Virtex®-7
IMPORTANT: The device Zynq-7000 7Z030 in the SBG485 package is often used as a migration for the
Zynq-7000 7Z015 devices. The Zynq-7000 7z015 devices are not supported in ISE Design Suite and you
should use Vivado Design Suite to target this device
Important Information
Limited Access Devices
The following devices are fully supported in Vivado, but are limited access in ISE. A special
license is required for their use in ISE.
• Zynq-7000
° 7Z100
• Virtex®-7
Vivado IP Catalog
Readme files included with IP provided through the Vivado IP Catalog and ISE CORE
Generator™ tools have been updated to show a running history of new feature additions.
Updates to Existing IP
• AXI-PCIe IP moved to production
• 1000BASE-X/SGMII
Operating Systems
Xilinx only supports the following operating systems on x86 and x86-64 processor
architectures.
Linux Support
• Red Hat Enterprise Workstation 5 (32-bit and 64-bit)
• Red Hat Enterprise Workstation 6 (32-bit and 64-bit)
• SUSE Linux Enterprise 11 (32-bit and 64-bit)
Architectures
The following table lists architecture support for commercial products in the ISE® Design
Suite WebPACK™ tool versus all other ISE® Design Suite editions. For non-commercial
support:
• All Xilinx® Automotive devices are supported in the ISE Design Suite WebPACK tool.
• Xilinx Defense-Grade FPGA devices are supported where their equivalent commercial
part sizes are supported.
Virtex-7 FPGA
• None
Kintex™ FPGA Kintex-7 FPGA Kintex-7 FPGA
• XC7K70T, XC7K160T • All
Artix™ FPGA Artix-7 FPGA Artix-7 FPGA
• XC7A100T, XC7A200T • All
Spartan® FPGA Spartan-3 FPGA Spartan-3 FPGA
• XC3S50 - XC3S1500(L) • All
System Requirements
This section provides information on system memory requirements, cable installation, and
other requirements and recommendations.
Xilinx applications are enabled to take advantage of the memory increase feature on
Windows 32-bit systems. You must then modify Windows setting to get access to this larger
memory.
The standard Windows OS architecture limits the maximum memory available to a Xilinx
process to 2 Gigabyte (GB). In Windows XP Professional, Microsoft created an option to
support the ability of an application to address 3 GB of RAM. Xilinx ISE tools have built-in
support for this option. To take advantage of this capability, you must also modify your
Windows XP OS to enable this feature, which requires that you modify your boot.ini file
by adding a “/3GB” entry to the end of the “startup” line.
Before enabling 3 GB support for Xilinx applications, read the Microsoft Knowledge Base
Article #328269 at http://support.microsoft.com/?kbid=328269. If you upgrade your
computer to Windows XP Service Pack 1 (SP1) and you are using the /3GB switch, Windows
might not restart without a patch from Microsoft. See the Xilinx Answer Record 17905 for
more information at http://www.xilinx.com/support/answers/17905.htm.
Linux
For 32-bit Red Hat Enterprise Linux systems, the operating system can use the hugemem
kernel to allocate 4 GB to each process. More information can be found on the Red Hat
support site: http://www.redhat.com/docs/manuals/enterprise/
To install Platform Cable USB II, a system must have at least a USB 1.1 port. For maximum
performance, Xilinx recommends using Platform Cable USB II with a USB 2.0 port.
To install Parallel Cable IV, a system must have a parallel port connector and support
parallel port communication.
Cables are officially supported on the 32-bit and 64-bit versions of the following operating
systems: Windows XP Professional, Windows-7, Red Hat Linux Enterprise, and SUSE Linux
Enterprise 11. Additional platform specific notes are as follows:
For additional information regarding Xilinx cables, see to the following documents:
Note: X Servers/ Remote Desktop Servers, such as Exceed, ReflectionX, and XWin32, are not
supported.
To begin, open an internet browser and navigate to the Xilinx Download Center at
http://www.xilinx.com/support/download/index.htm.
Most files in the Xilinx® Download Center are downloaded using the Akamai download
manager. For the optimum download experience:
4. Enter your User ID and Password to log into your Xilinx account.
Note: If you do not have a Xilinx account, you must create to download products.
Most files in the Xilinx Download Center are packaged using TAR methods. You will need
to use software from a third party provider to unpack them. Consult your IT department
for assistance. Commonly used tools for TAR files are 7-ZIP, GNU built-in tools, WinZIP,
and WinRar. These tools are licensed solely by each respective developer, and not by
Xilinx. Xilinx hereby disclaims any warranties, express or implied, including warranties of
merchantability, fitness for a particular purpose, or non infringement with respect to
these suggested software tools.
• If you downloaded an installation file, decompress that file and run xsetup.exe.
• If you downloaded the installation file in multiple parts, decompress the file with the .tar
extension and run xsetup.exe. You should not decompress any other files
• If you received a Xilinx Design Tools DVD, load the DVD. If the auto-run feature of your
DVD drive is enabled, the setup program should start automatically. If it does not,
browse to the DVD in Windows Explorer and run xsetup.exe.
Linux Installation
The method of starting the installation depends on how you have obtained the installation
program. See Downloading the ISE Design Suite Tools for details on your options.
• If you have downloaded an installation file, decompress that file and run the xsetup
program contained therein.
• If you downloaded the installation file in multiple parts, decompress the file with the .tar
extension and run xsetup. You should not decompress any other files.
• If you have ordered and received a Xilinx Design Tools DVD, load the DVD. Click the
setup file in your file manager, or browse to the root of your DVD drive and type
./xsetup.
Installation Flow
The following section describes important screens you will encounter during the installation
process.
Note: For each of the following installation steps, click the text of any item with a check box next to
it to obtain more information. Information is displayed in the “Description” area near the bottom of
the screen.
This screen lists all the required additional installation files to complete the installation.
Users will need to point the tool to a location that contains these files. All the required files
should be in the same directory. After the correct files have been identified, the installer
checks the integrity of these files to ensure archives are not corrupt. This process might take
a few minutes to complete.
X-Ref Target - Figure 3-1
Figure 3‐1: ISE Design Suite Tools Installation - Select Download Location Directory
Figure 3‐2: ISE Design Suite Tools Installation - Select Xilinx Products Screen
Note: The ISE WebPACK™ tool product installer installs both ChipScope Pro analyzer and the
Embedded Development Kit. Although installed, these applications will require a separate license to
run.
.
X-Ref Target - Figure 3-3
Note: WebTalk is always enabled when using the WebPACK tool. If you install an Edition product, the
installer allows you to deselect Enable WebTalk. However, if a WebPACK tool license is used to
process the design, Enable WebTalk is ignored. Click the Enable WebTalk item, in the installer, and
read the description box for full details.
Figure 3‐4: ISE Design Tools Suite Installation - Select Destination Directory
Near the end of the installation, the Xilinx License Configuration Manager opens by default.
Follow the instructions in the Manager to obtain or locate a license file.
Note: EDK tools require the Cygwin tools distributed by RedHat. A copy of these tools is distributed
with the EDK installation.
Linux Clients
When installation is complete, the installation program creates an environment variables
file.
To set your environment variables manually or from within your setup script, Xilinx
recommends you copy the settings from the appropriate file for your operating system, as
listed above. Xilinx environment variables settings are specific to each operating system
platform.
1. Install the Xilinx Design Tools first. This installation contains the installer files for the
USB FLEXid dongle driver.
2. Run FLEXId_Dongle_Driver_Installer.exe from <Xilinx Installation
Directory>\14.7\ISE_DS\ISE\bin\nt.
3. On the Select Options screen, be sure only FLEXid 9 Drivers is checked.
After installation, you will need to reboot to ensure the dongle operates correctly.
Network Installations
Installing to a network location provides a way for client machines to access the design
tools by pointing to it on the network drive. To run the design tools on the network, the
client machines must be set up correctly to ensure the environment variables, registry, and
program groups all point to the network. The following sections describe the procedure for
network setups.
Linux Clients
Each user must source settings32.(c)sh or settings64.(c)sh (whichever is
appropriate for your operating system) from the $XILINX area in which the design tools are
installed. This points the Xilinx environment variable, path, and LD_LIBRARY_PATH to the
installed location.
To run the design tools from a remotely installed location, run an X Windows display
manager, and include a DISPLAY environment variable. Define DISPLAY as the name of your
display. DISPLAY is typically unix:0.0. For example, the following syntax allows you to run the
tools on the host named bigben and to display the graphics on the local monitor of the
machine called mynode:
To work around this issue, define your target installation directory as "\Xilinx" under the
network mount point (For example: “N:\Xilinx”).
Windows 7 default security levels do not allow you to select remote mapped drives as an
Administrator. To install Xilinx Design Tools on remote mapped drives, you need to change
your account control settings using the steps below:
1. Open the Windows Control Panel, from the Windows Start menu, and select ‘User
Accounts’. If your Control Panel Uses ‘Category View’, you will need to click ‘User
Accounts’ on two successive screens
2. Click ‘Change User Account Control settings’ and allow the program to make changes
3. Click and slider the slider-bar down to the second to lowest setting (as seen in the below
figure). Click OK.
Xilinx recommends you revisit this procedure to restore your settings to their previous state
after installation.
Note: You will not be able to browse to remote mapped drives using the Xilinx installer. You will
need to manually type in your installation path which contains a mapped network drive.
XilinxNotify
The XilinxNotify tool is the preferred method of obtaining updates. It provides the following
features:
° Select Start > All Programs > Xilinx Design Tools > ISE Design Tools 14.7 > Accessories >
Check for Updates.
Note: To perform an update installation, you must have write permissions for the $XILINX
installation directory.
Download Center
Quarterly releases for all platforms are regularly made available on the Download Center at:
http://www.xilinx.com/support/download/index.htm
To uninstall any Xilinx product, select the Uninstall item from that product’s Start Menu
folder. For instance, to uninstall the ISE WebPACK design tools or an ISE Design Suite:
Edition, select Start > All Programs > Xilinx Design Tools > ISE Design Suite 14.7 > Accessories >
Uninstall.
Depending on what you have installed, you may also need to uninstall some ancillary
applications, such as WinPcap 4.0 (optional component of DSP Tools).
Before uninstalling, make sure you have moved any project files you want to keep outside
your Xilinx installation directory structure, or they will be deleted.
Uninstalling on Linux
To uninstall the Xilinx Design Suite product, you need to remove the Xilinx installation
directory from the shell.
WebTalk
The WebTalk feature helps Xilinx understand how you use Xilinx® FPGA devices, software,
and IP. The information collected and transmitted by WebTalk allows Xilinx to improve the
features most important to you as part of our ongoing effort to provide products that meet
your current and future needs. When enabled, WebTalk provides information on your use of
the ISE® Design Suite tools.
WebTalk Participation
Your participation in WebTalk is voluntary except in the following cases:
In these cases, WebTalk data collection and transmission always occurs, regardless of your
preference settings. For all other cases, data is not collected or transmitted if you disable
WebTalk.
The table below summarizes WebTalk behavior for data transmission to Xilinx from your
post-route design, based on your Xilinx license, WebTalk install preference, and user
preference settings.
Table 4‐1: WebTalk Behavior for Bitstream Generation or Route Design Flow
WebTalk Data
Design Flow License WebTalk Install WebTalk User Transmission to
Preference Preference
Xilinx
Bitstream
WebPACK Yes
Generation/ Route Ignored Ignored
(or pre-release software) (Send)
Design
Bitstream
Yes
Generation/ Route Logic Edition Enabled Enabled
(Send)
Design
Table 4‐1: WebTalk Behavior for Bitstream Generation or Route Design Flow
Note: Webtalk transmits data after PAR for devices which bitstream generation is not enabled and
after bitstream generation for devices that support bitstream generation.
You can enable or disable WebTalk user options by selecting Edit > Preferences as shown
below.
• Software version
• Platform information (for example, operating system, speed and number of processors,
and main memory)
• Unique project ID
• Authorization code
• Date of generation
• Targeted device and family information
For more information on the type of data that is collected, see the Xilinx Design Tools
WebTalk page available from the Xilinx website. To see the specific WebTalk data collected
for your design, open the usage_statistics_webtalk.xml file in the project directory.
You can also open the usage_statistics_webtalk.xml file for easy viewing of the
data transmitted to Xilinx.
Transmission of Data
WebTalk is invoked after bitstream or route design compilation. WebTalk bundles the collected
data in an usage_statistics_webtalk.xml file and sends this file to Xilinx by https
(hypertext transfer protocol secure) post. Every new compilation for a given design overwrites the
previous usage_statistics_webtalk.xml file. WebTalk also writes an HTML file equivalent
usage_statistics_webtalk.html file for easy viewing of the data transmitted to Xilinx.
WebTalk also writes to the runme.log file that contains additional information about whether
the file was successfully transmitted to Xilinx.
• If you purchased products, follow the link included in your order confirmation email. It
provides direct access to an account containing your product entitlements.
• To evaluate IP products, go to http://www.xilinx.com/ipcenter and follow the Evaluate
link on the IP product page of interest.
• To access the Product Licensing Site directly, go to http://www.xilinx.com/getlicense.
You must first register or enter your registration information.
You must first sign in. If you already have a Xilinx user account, enter your user ID and
password, and then confirm your contact information is current. If you do not have an
account, click the Create Account button.
In addition to managing the product entitlements for your purchased design tools and IP,
you can also access product entitlements for No Charge or Evaluation products. Full and No
Charge licenses have a subscription period of one year. Design tools evaluations are for 30
days, and IP evaluations are for 120 days.
Activating a product entitlement results in one or more license keys being generated by the
website. When installed, the license keys enable the use of the design tools and IP that were
purchased or are being evaluated. Your product entitlements and resulting license key files
are managed in a product licensing account on the Xilinx website.
Product licensing accounts are specific to the individual listed on the Xilinx Software
Purchase Order, who is either the end user or administrator of the design tools. All
purchases made can be managed in the same product licensing account if a single
administrator is named. A company site can have multiple accounts managed by different
administrators. The latter is helpful if a site has multiple design teams working on differing
projects with different budget pools.
Note: A license key can be generated for a product entitlement that has expired; however, it will only
enable product releases up to the subscription end date. Applying a product update made available
after the subscription end date of your license results in an error.
• Generating node-locked or floating licenses for Xilinx design tools and IP products.
• Adding and removing users from the product licensing account.
• Assigning administrative privileges to other users.
• Ordering product DVDs (if desired).
The original customer account administrator is the Ship To contact identified during the
product ordering process. That person receives an email with instructions on how to
download and license each purchased product. The customer account administrator must
follow the link in the email, to ensure access to the purchased products.
End User
Adding end users to a product licensing account allows an engineer or design team
member the flexibility to manage and generate license keys on their own. The end user may
generate license keys for node-locked products entitlements within the account as well as
evaluation and “no charge” license keys for design tools and IP products. A customer
account administrator can also configure the end user account to allow an end user to
generate floating licenses. An end user cannot:
• View or generate floating license keys by default. This privilege may be assigned to
them by the customer account administrator.
• View the license keys generated by other users.
• Add or remove other users to or from the product licensing account.
Evaluation User
Evaluation users can:
• Generate a 30-day free evaluation license key for the Vivado Design Suite: System
Edition which includes the ISE® Design Suite: System Edition
• Generate license keys for evaluation and no charge IP products
• Generate a WebPACK™ tool license for the Xilinx Design Tools
• Request a Xilinx Design Tools DVD package with one of the following shipping options:
° Overnight
Note: A customer who is already licensed for a full version of a Xilinx Design Tools product edition
can evaluate other Xilinx Design Tools product editions or IP. These product entitlements are made
available in the same product licensing account.
All user types can download products electronically and request a Xilinx Design Tools DVD.
Selecting Products
To begin the license generation process for products you have purchased or want to
evaluate:
The type of product entitlements available are Full (purchased), No Charge, or Evaluation.
Full and No Charge licenses have a subscription period of one year. Design tools evaluation
is for 30 days. IP evaluations are for 120 days.
Floating and node-locked licenses cannot be combined in the same license key file.
Note: A floating license resides on a network server and enables applications to check out a license
when they are invoked. At any one time, the number of licenses for simultaneous users is restricted
to the number of license seats purchased. A node-locked license allows for the use of a single seat
of a product entitlement on a specific machine.
For design tools, available seats represents the number of seats available for licensing over
the total number of seats purchased. For IP, seats are managed according to the terms of the
site wide license agreement.
Products with a status of Current are within their warranty period. Products with a status of
Expired have a warranty period end date that has passed. If seats are available, licenses can
be generated for either Current or Expired product entitlements.
The Xilinx Design Tools: System Edition evaluation product entitlement provides access to
all the capabilities in the Xilinx Design Tools tool set. This product entitlement is
automatically included in your product licensing account.
Product vouchers for design tools and IP product licenses may be shipped with a Xilinx or
partner development board or design kit. If you have a product voucher card, you may enter
the voucher code on the card into the associated text field and click Redeem Now. This
places the corresponding design tools or IP product entitlement in the product entitlement
table which you can use to generate a license key.
To add Evaluation and No Charge IP to the list of product entitlements, click the Search Now
button in the Add Evaluation and No Charge IP Cores section of the page. This opens an IP
product finder tool.
X-Ref Target - Figure 5-6
Note: IP products are typically sold as site licenses that gives the administrator the ability to
generate license keys for floating and node-locked license types. End users see only product
entitlements for node-locked products. The customer account administrator, or an End User who has
been granted Floating License generation status by the administrator, sees product entitlements for
both node-locked and floating products.
Generating a License
Click the Generate License button corresponding to the type of license key file you are
generating (floating or node-locked). The license generation form shown below appears.
X-Ref Target - Figure 5-7
This is for floating licenses only. All node-locked licenses are for one seat. The number
of seats available for a product entitlement is automatically maintained by the system.
The Requested Seats field is populated, by default, with the full number of seats
remaining on the product entitlement. A product is removed from the product
entitlement table if all seats have been activated.
System information is pre-populated in the option menu if you arrived at the Product
Licensing Site from a link within the Xilinx License Configuration Manager (XLCM).
A redundant server configuration provides a fail over for the license manager software.
As long as two of the three servers are running, the license manager can continue to run.
If you do not have pre-populated system information, or if you want to add a different
host, select the Add a host option.
X-Ref Target - Figure 5-8
The host ID value uniquely identifies the machine to which your design tools or IP is
licensed. You may choose a host ID type to be a MAC address, a hard drive serial
number, a dongle ID, or a Solaris host ID.
Note: Not all host ID types are supported for all operating systems. The easiest way to obtain
your host ID is to run the XLCM on the machine that serves as the license host.
3. Add a comment.
Adding a comment to the license key file makes it easier for an administrator to track
the allocation of design tools and IP product entitlements among users.
4. Click Next.
Third-Party Licenses
A complete copy of the third-party licenses is located at:
<install_directory>/common/licenses/unified_3rd_party_eula.txt
You will also receive a license generation confirmation email. This message contains the
generated license key file as an attachment. Add ‘[email protected]’ as a
trusted sender in your email address book.
If you do not receive your license by email, you can download it directly from the Xilinx Licensing
Site. See the Managing License Key Files section for details
Use the Manage Licenses page, to perform the actions described below.
• Download - If your license file does not arrive via email you may download the license
file here.
• Email - The license file may be emailed to you or another user.
• View - Gives you the ability to view the actual license file.
• Delete - Delete the license file. Once a file is deleted it will then become available on
the Create New License page and may be regenerated for another host ID.
• View the end user license agreement (IP only).
Delete an entire license file and place entitlement back into your account
1. From the Manage Licenses Tab (see Figure 5-11), select the license file you wish to
delete.
2. Click the Trash Can icon located below and to the left of the license file details.
3. Click the Accept button to accept the Affidavit of Destruction.
Note: This will delete all license seats in the entire license key file and return the entitlements to
your account.
Rehost or change the license server host for a license key file
1. From the Manage Licenses Tab (see Figure 5-11), select the license file you wish to
rehost.
2. Click the Modify License button. The Modify License screen appears.
3. Go to System Information.
4. Change or add new Host ID and/or Host Name by using the drop-down list and text entry
boxes respectively.
5. Click the Next button twice and then click the Accept button to accept the Affidavit of
Destruction.
Modifying a key file uses the same input form as when the license key file was created,
except additional product entitlements of the same license type (floating or node-locked)
are made available for licensing.
If, during any of the modification steps, you receive a message that you have exceeded your
number of rehost attempts, email [email protected] to request additional rehost options.
• Rehosting or changing the license server host for a license key file.
• Deactivating or removing seats from an existing licensed product entitlement.
• Deactivating or deleting product entitlements from a license key file.
The license generation facility allows the reallocation of the deactivated seats or product
entitlements by making the corresponding seats or product entitlements available for
activation in the product entitlements table on the Create License page.
Before the reallocation of entitlement occurs, you must first agree to an Affidavit of
Destruction. This legal agreement is required to ensure the deactivated product
entitlements are no longer being used.
The number of allocation operations is recorded for each user. Administrators are allowed
to reallocate product entitlements five times per major release. End users are allowed to
reallocate product entitlements three times per major release.
When a license key file is rehosted or is modified to deactivate (delete) seats or product
entitlements, the corresponding increment lines are regenerated or removed from the
modified license key file.
Legacy Licensing
If you wish to obtain a license for Releases 10.1 or earlier, click the Legacy Licensing tab.
Adding Users
To add a user to your product licensing account:
If you have already logged into the Product Licensing Site, your name appears in the user
list. If the user has never been to the site, the words Not Yet Registered appears in the space
for their name. Once the user has signed in, their name is filled in.
In some instances, a customer account administrator may wish to have design team
members administer license key files for their own use. By leaving both Add as full
administrator and Allow Floating Licenses check boxes unchecked, the user is granted the
following restricted privileges:
If you check Allow Floating Licenses only, the restriction on node-locked keys is lifted, but
the others remain. You cannot check both boxes because it is not allowed. Full
administrators already have floating license generation capability.
Removing Users
To remove administrative or floating license generation privileges from a user, uncheck the
Administrator or Floating check box for that user.
To remove a user from a product licensing account, click the Trash Can icon for that user.
1. Save the license file attached to the e-mail to a temporary directory on your local
system.
2. Run the Xilinx License Configuration Manager:
° For Windows: Select Start > All Programs > Xilinx Design Tools 14.7 >Accessories >
Manage Xilinx Licenses.
Note: Restart the floating license server to enable the Xilinx licenses.
http://www.xilinx.com/download/index.htm
2. Unzip these utilities into a destination directory. Xilinx recommends you place this
directory into your application search path.
3. Once the FLEXnet utilities are installed, run the following commands to start the floating
license server:
° Linux
- <Server Tool directory>/bin/lin/lmgrd -c <path_to_license>/Xilinx.lic -l
<path_to_license>/log1.log
- <Server Tool directory> bin/lin64/lmgrd -c <path_to_license>/Xilinx.lic -l
<path_to_license>/log1.log
° Windows
- < Server Tool directory>\bin\nt\lmgrd -c <path_to_license>\Xilinx.lic –l
<path_to_license>\log1.log
- < Server Tool directory>\bin\nt64\lmgrd -c <path_to_license>\Xilinx.lic –l
<path_to_license>\log1.log
Known Issues
ISE® Design Suite Tools Known Issues can be found at the following Xilinx® Answer Record:
http://www.xilinx.com/support/answers/46491.htm.
Support Site
For general technical questions, visit the Xilinx Product Support and Documentation site at
http://www.xilinx.com/support/, where you can search the Answers Database or utilize
other self-support features such as:
If you cannot resolve your issue using our online resources, you can contact Xilinx Technical
Support directly at http://www.xilinx.com/support/techsup/tappinfo.htm.
Customer Training
Xilinx hands-on training programs provide you with the foundational knowledge necessary
to begin designing right away. These programs target both engineers new to FPGA
technology and experienced engineers developing complex connectivity, digital signal
processing, or embedded solutions.
For more information on training courses, free on-demand training, live online training, and
upcoming events, visit the Xilinx Training website,
http://www.xilinx.com/support/education-home.htm.
Documentation
Context-Sensitive Help
Context-sensitive online Help is available for most ISE Design Suite tools that are available
with a graphical user interface (GUI). From Project Navigator, select Help > Help Topics to
access the online Help or press F1.
Software Manuals
Detailed software manuals about the Xilinx Design Tools and command-line functions are
found on xilinx.com. To locate the software manuals on the website:
Xilinx Glossary
For a glossary of technical terms used in Xilinx documentation, see:
http://www.xilinx.com/company/terms.htm.
To view the Xilinx design tools license details and EULA, see
http://www.xilinx.com/cgi-bin/docs/rdoc?v=14.7;d=end-user-license-agreement.pdf.
• Zynq®-7000
° A100T
Important Information
Limited Access Devices
The following devices are Limited Access that require a special license:
Note: 7Z100 - Moved from Public Access in ISE 14.5 to Limited Access in ISE 14.6. The 7Z100 will no
longer be officially supported by the ISE tools.
• Zynq-7000
° 7Z100
• Virtex®-7
Vivado IP Catalog
Readme files included with IP provided through the Vivado IP Catalog and ISE CORE
Generator™ tools have been updated to show a running history of new feature additions.
Updates to Existing IP
• TEMAC
• Clocking Wizard
° Virtex®-7
- 7VX690T, 7VX330T, 7VX415T, and 7VX980T
° Zynq-7000
- 7Z030 and 7Z045
° Defense-Grade Kintex™-7Q
- 7K325Tand 7K410T
° Defense-Grade Virtex-7Q
- 7V585T and 7VS485T
Important Information
ISE® Design Suite 14.5 has moved from FLEX 11.6 to FLEX 11.11 as the basis for all licensed
applications.
Updates to Existing IP
• PCI EXPRESS® Gen3/Gen2
° Updated GT wrappers
° Kintex-7 production
• XAUI
° Kintex-7 production
° Requires patch to GTH and GTP IP. Refer to Xilinx® Answer Record:
http://www.xilinx.com/support/answers/47684.htm.
• RXAUI
° Kintex-7 production
• Tri-Mode Ethernet MAC
° Kintex-7 production
• 1000BASE-X/SGMII
° Virtex-7 production
• PCI32 and PCI64
° Kintex-7 production
• For a detailed list of Xilinx IP Cores, see the IP Release Notes Guide (XTP025)
° Zynq™-7000 Z7020
• Support enabled for XA Spartan®-6 LX45/LX75 device in CSG484 Package
• Zynq-7000 device support added to write_ibis
Partial Reconfiguration
Partial bitstream generation is enabled for Artix-7 devices.
° Includes support for iMPACT and Software Development Kit (SDK) Flash Writer
° Includes support for single (x4) and dual (2x4’s in parallel) modes
° Includes support for Micron Technology Inc. and Spansion Inc. QSPI Flash
• Zynq NAND Flash programming
° Includes support for Micron Technology Inc. and Spansion Inc. NAND Flash
Device Support
Virtex-7 Low Voltage (0.9V) devices are no longer supported.
° Added support for the AC701 board for the core example design
• Soft Error Mitigation
° Pre-production support for Virtex-7 SSI, Artix-7 devices, and Zynq devices
• IBERT 7 series GTZ support for Virtex-7 FPGA devices
° Logic analyzer support for RX Margin Analysis, including 2D Eye Scan measurement
• 7 Series Transceiver Wizard
° Kintex™-7 70T, 480T, 420T, 355T, 325T (Low Voltage), 160T (Low Voltage), 410T
° Xilinx 7 series FPGAs - Core programming time improved by ~3x compared to 14.2
Partial Reconfiguration
• Partial bitstream generation is enabled for Zynq devices.
• Global Set Reset (GSR) introduced for partial bitstreams (Virtex-6 & 7 series) - partial
reconfiguration regions can utilize the dedicated global set / reset capabilities to
initialize elements after reconfiguration by tagging Reconfigurable Partitions with the
RESET_AFTER_RECONFIG attribute.
iMPACT
• Indirect programming of NOR Flash through PS for Zynq devices
• Indirect erase, program, and readback/verify of NOR Flash through PS
° ECC Encoder
° ECC Decoder
° Kintex-7 325T
° Kintex-7 410T
° Virtex®-7 X485T
• Performance increase of ~3.5% for the -2 speed grades for Kintex-7 and Virtex-7 FPGAs
• Artix-7 FPGA family now supports bitstream generation
• Partial Reconfiguration support added for Zynq-7000 EPP devices
Partial Reconfiguration
• Per-frame CRC checks can be done on partial bitstreams (7 series)
Pin Planner
• Export menu item from I/O ports view
• Improved handling of diff pairs creation
• Support buses with ascending, descending, and negative bit indexes
• Expand selection menu item in I/O ports view
• Improved rendering focus on a cell in tables and trees
• Improved various views such as SSN report, I/O port property editing, port rendering in
package view, and clock resources view
• Improved DRC for VCCAUXIO, VCCAUXIOBT, VCCAUXIOSTD
° Interleaver/De-interleaver 7.1
• Demos and Examples Updated to target Kintex-7 device
IP Core Details
GMII to RGMII
• Connects seamlessly to Zynq Gigabit Ethernet Controller
SMPTE SDI
• Support SD/HD/3G-SDI uncompressed serial digital video streams in the Xilinx 7 series
FPGAs
• Verilog support only
For detailed information on core updates in 14.2, see IP Core Generator Technology.
° IBERT 7 Series GTZ support for Virtex-7 FPGA devices (Limited Access via Virtex-7
HT GTZ lounge only)
- Analyzer support for basic measurements
• Clocking Wizard
° IP support
° Added SGMII over LVDS sync support for Virtex-7 and Kintex-7 families
• AXI Ethernet
° XC7A8
° XC7A15
° XC7A30T
° XC7A50T
• ISE® Design Suite requires users to select all I/O Standards and pin-placement in their
designs prior to generating a bitstream. See the following Xilinx Answer Record for
more information: http://www.xilinx.com/support/answers/41615.htm
General
• The Flow Navigator now provides a more detailed view of the steps involved in the
compilation flow. This includes the ability to collapse and expand the list of detailed
tasks available within each design view (RTL Analysis, Synthesis, Implementation, and
Program and Debug).
• The new clock resource view now displays connectivity of clocking and I/O related
resources using fly lines.
• Project settings now include more XPA options.
Pin Planning
• The PlanAhead™ design tool now provides the ability to convert pin-planning projects
from an empty netlist project to a full RTL or netlist-based project. This allows you to
migrate pin planning projects to more useful projects that manage more source types.
• Pin-planning support for Zynq-7000 EPP devices is now available.
• Pin-planning projects can now automatically infer differential pairs by recognizing one
side of a differential standard and by providing the ability to automatically create the
other side of the differential pair.
• There is an improved Simultaneous Switching Noise (SSN) reporting engine and
improved 7 series FPGA noise prediction.
• There are improvements on the presentation of default I/O standards.
IP Repository
• PlanAhead design tool now allows the use of the IP repository without creating a
design. You can create an empty project and open the IP repository for browsing,
generating, and configuring an IP core. Generated sources, such as example designs,
constraint files, data sheets, and more are now viewable in the project with a special IP
Sources tab in the sources view.
• Initial support for the IEEE P1735 encryption standards.
Runs Infrastructure
• PlanAhead design tool can now force a run up-to-date if it has been marked stale and
the user wishes to override the tool.
• Physical constraint updates do not cause the synthesis run state to go stale.
• There is a new “next step” option to run to intermediate states of the ISE tools (e.g.
ngdbuild, map, par, trce).
• Bitgen options are now integrated with run options in project settings.
• There is now support for optional steps in the flow, as well as a mechanism to invoke
Tcl “hook” scripts for use between stages of the run flow. You can specify a Tcl script
that runs between compilation stages, you can use it for custom workarounds or
reporting purposes.
Project Infrastructure
• Messages are now centralized to a common message manager, and should be visible in
the messages tabs.
• PlanAhead design tool can now reset parameters and properties with the new Tcl
commands reset_param and reset_property. These commands reset the value of
the property and parameter to the built-in default, and if appropriate, to the specific
target device.
• Certain invalid UCF messages are disabled for RTL elaboration.
• Improved falsely reported error and critical warning conditions when parsing UCF on
RTL netlists.
• Improved include file support in RTL.
° Performance improvements
• XPS includes new configuration and MIO summary windows dedicated to Zynq-7000
EPP (see Embedded Tools below for further information).
• Zynq-7000 EPP documents are now available on the Xilinx website and also through the
Xilinx Documentation Navigator tool which can be downloaded from
http://www.xilinx.com/support.
° New instructions for byte and halfword swapping help support endianness
conversions between AXI big-endian and AXI little-endian.
• Additional Device Support
° MicroBlaze processor has been validated across Xilinx 7 series FPGA families.
• System Cache
Embedded IP Updates
14.1 includes IP core enhancements and additions focus on improved support for AXI,
Zynq-7000 EPP, and MicroBlaze processor.
• AXI Quad SPI - Supports Execute In Place (XIP) mode and architectural improvements
for performance. This IP core continues to work in Legacy mode as default option for
existing customer.
• AXI Performance Monitor - Measures bus latency of a specific master/slave
(AXI4/AXI4-Lite/AXI4-Stream) in a system, the amount of memory traffic for specific
durations, and other performance metrics.
• Processing System7 - Wrapper IP for Zynq-7000 EPP, logic connection between PS and
PL to assist with adding custom or other EDK IP.
• AXI System Cache - Level 2 Cache module for MicroBlaze processor when used in
between MicroBlaze processor and external memory controller.
• Embedded IO Module - Common I/O peripheral sub-set, introduced in MicroBlaze
processor MCS, ported to Embedded Edition for compatibility.
Embedded Tools
In ISE Design Suite 14.1, the PlanAhead design tool now supports embedded design
capture and management and is the recommended embedded design flow.
° In 14.1, XPS has been extended to provide Zynq-7000 EPP specific tools for
configuration and first-stage bootloader generation with SDK.
- The new Zynq-7000 EPP Processing System provides developers with dozens of
configuration options for memory, clocks, peripherals, DMA, I/O, Interrupts and
Flash memory interfaces. XPS now includes a new configuration window which
enables users to graphically configure each parameter with guaranteed routing,
voltage and clock-correct automated selections.
- 14.1 includes standard Zynq-7000 EPP configurations (for the ZC702 board), to
enable developers to begin work immediately.
- The new Zynq-7000 EPP MIO summary window provides an aligned, color-coded
graphic view of peripheral pin outs for faster, easier and guaranteed-correct
MIO selection.
• What’s New in SDK?
° 14.1 now provides Xilinx SDK free of charge with all FlexLM license checks removed.
SDK can be installed from a stand-alone installer (available on the Xilinx website) or
within each ISE design tools edition installation.
° Includes tutorial
• New “Performance Tips” toolbar button which opens “High Performance Designs”
documentation
• Blockset enhanced with FIFO support for embedded register in BRAM configuration
IBIS Simulation
• 7 series FPGA IBIS support is provided only through the PlanAhead design tool
write_ibis command
Partial Reconfiguration
• Device support updated to include the XC7VX980T, XC7A200T, and XC7A350T.
° XA Artix-7 FPGA
° XA Zynq-7000 EPP
New IP Cores
• SMPTE 2022 5/6 Video over IP v1.0 - provides Transmitter and Receiver cores for
broadcast applications that require bridging between Broadcast Connectivity standards
(SD/HD/3G) and 10G networks.
• Ten Gigabit Ethernet 10GBASE-KR – 10G Ethernet PCS/PMA with optional Forward Error
Correction (FEC) and Auto-Negotiation (AN) for 7 series FPGA GTX and GTH
transceivers. Delivered as an optional, separately licensed configuration of the Ten
Gigabit Ethernet PCS/PMA (10GBASE-R/KR) IP core.
• Asynchronous Sample Rate Converter for Digital Audio - converts stereo audio from
one sample frequency to another. The input and output sample frequencies can be
either an arbitrary fraction of each another, or the same frequency, but based on
different clocks.
• Video In to AXI-4 Stream - converts common parallel clocked video signals to an
AXI4-Stream interface. This enables connection of external video sources such as a DVI
PHY to other video processing blocks that use the AXI4-Stream interface (for example
Xilinx Video IP).
• AXI4-Stream to Video Out - converts AXI4-Stream interface signals to a standard
parallel video output interface with timing signals. This enables connection of video
processing blocks that use the AXI4-Stream interface (for example Xilinx Video IP) to
external video sinks such as DVI PHY.
° 10GBASE-R
° RXAUI
° XAUI
° QSGMII
° 1000BASE-X/SGMII
° New example design module for GTX and GTH transceivers demonstrates the
initialization sequence described in UG769.
° Port and Attribute settings updated to support Initial ES (IES) GTH devices
° New GTX Protocol templates (simulation only): HD-SDI, 3G-SDI, 6G-SDI and PCI
Express Gen1, Gen2
° New GTH Protocol templates (simulation only): XAUI, RXAUI, OTL3.4, OC48, Gigabit
Ethernet (1000BASE-X PCS/PMA), QSGMII, CPRI™, PCI Express Gen1, Gen2
° New GTP Protocol templates (simulation only): DisplayPort, CPRI, Gigabit Ethernet
(1000BASE-X PCS/PMA), QSGMI, V-by-One, HD-SDI, 3G-SDI, 6G-SDI, RXAUI, XAUI
• DisplayPort v3.1
° 5.4Gbps Single Stream transport (SST) support for 7 series FPGA devices from
Specification version 1.2
• The latest versions of CORE Generator tool IP have been updated with Production AXI4
interface support. For more details AXI IP support information see
http://www.xilinx.com/ipcenter/axi4_ip.htm.
• For general information on AXI4 support, see http://www.xilinx.com/ipcenter/axi4.htm.
• For a comprehensive listing of IP cores in the 14.1 release, see
http://www.xilinx.com/ipcenter/coregen/updates_14_1_2012_1.htm.
• For more information on IP New Features and Known Issues, see the IP Release Notes
Guide (XTP025):
http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf.