Product Specification: Customer Date Approved by Date

Product Specification
AU OPTRONICS CORPORATION
( ) Preliminary Specifications
(V ) Final Specifications
.tw
Module 10.1”(10.05”) HD 16:9 Color TFT-LCD
with LED Backlight design
Model Name B101XTN01.1 (H/W:1A)
Note ( ) LED Backlight with driving circuit design
m
Customer
d Date
.co Approved by Date
MM/DD/YYYY YW Lee 09/16/2013

slc
Checked &
Date Prepared by Date
Approved by
w.y
MM/DD/YYYY Bing Ho 09/16/2013

ww
Note: This Specification is subject to change NBBU Marketing Division

without notice. AU Optronics corporation
B101XTN01.1 Document Version : 1.2 1 of 31
Studio Technology Co. Ltd. ( www.yslcd.com.tw )

Contents
1. Handling Precautions .............................................................. 4

2. General Description ................................................................ 5
.tw
2.1 General Specification ..........................................................................................................................5
2.2 Optical Characteristics ........................................................................................................................6
3. Functional Block Diagram ..................................................... 11
4.1 Absolute Ratings of TFT LCD Module.............................................................................................12
4.2 Absolute Ratings of Environment .....................................................................................................12
m
5. Electrical Characteristics....................................................... 13
5.1 TFT LCD Module..............................................................................................................................13
5.2 Backlight Unit ...................................................................................................................................15
.co
6. Signal Interface Characteristic.............................................. 16
6.1 Pixel Format Image ...........................................................................................................................16
6.2 The Input Data Format ......................................................................................................................17
6.3 Integration Interface Requirement.....................................................................................................18
d
6.4 Interface Timing ................................................................................................................................20
7. Panel Reliability Test ............................................................ 23
slc
7.1 Vibration Test ....................................................................................................................................23
7.2 Shock Test .........................................................................................................................................23
7.3 Reliability Test...................................................................................................................................23
8. Mechanical Characteristics.................................................... 24
w.y
8.1 LCM Outline Dimension...................................................................................................................24

Front View ...............................................................................................................................................24
Back View ...............................................................................................................................................25
9. Shipping and Package ........................................................... 26
9.1.1 Shipping Label Format ...................................................................................................................26
ww
9.1.2 Carton Label Format.......................................................................................................................26

9.2 Carton Package..................................................................................................................................27
9.3 Shipping Package of Palletizing Sequence........................................................................................27
10. Appendix: EDID Description................................................ 28

Record of Revision
Version and Date Page Old description New Description Remark

0.1 2012/08/23 All First Edition for Customer Renew shipping label and anti-glare
0.2 2012/09/11 5 Anti-Glare, Hardness 3H, Only “Anti-Glare, Hardness 3H”
.tw
Low Reflection
0.3 2012/09/17 26 Updated shipping & carton label
0.4 2012/11/26 11 & Updated Functional Block Diagram &

28 Appendix: EDID Description
0.5 2012/12/14 18& Mating of MSAK24025P40 Led Power Supply:6V-21V
m
19
Led Power Supply:7V-21V Mating of MSAK24025P40 Or
Compatible
2012/12/24 6&12 Updated optical characteristic and
Absolutel Rating of TFT LCD Module
Final 2013/01/24
1.1
1.2
2013/05/31
2013/09/16
All
28
26
d .co
First Final Edition for Customer Updated EDID format
Update Pixel Clock with 70MHz
Shipping label format UL Mark

Alteration
slc
w.y
ww

1. Handling Precautions
1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input
connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration
.tw
or spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on
hard surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure
m
human earth when handling.
7) Do not open nor modify the Module Assembly.
8) Do not press the reflector sheet at the back of the module to any directions.
.co
9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate
nor tilt the Interface Connector of the TFT Module.
11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for
example), do not twist nor bend the TFT Module even momentary. At designing the
enclosure, it should be taken into consideration that no bending/twisting forces are
d
applied to the TFT Module from outside. Otherwise the TFT Module may be
damaged.
slc
12) Small amount of materials having no flammability grade is used in the LCD module. The
LCD module should be supplied by power complied with requirements of Limited Power
Source (IEC60950 or UL1950), or be applied exemption.
13) Disconnecting power supply before handling LCD modules, it can prevent electric shock,
w.y
DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT
module that a LED light bar build in as a light source of back light unit. It can prevent
electrostatic breakdown.
ww

2. General Description
B101XTN01.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel,
a driver circuit, and LED backlight system. The screen format is intended to support the 16:9
HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight
driving circuit. All input signals are LVDS interface compatible.
.tw
B101XTN01.1 is designed for a display unit of notebook style personal computer and
industrial machine.
2.1 General Specification
The following items are characteristics summary on the table at 25 ℃ condition:
m
Items Unit Specifications
Screen Diagonal [mm] 255.28
Active Area [mm] 222.52 x 125.11
Pixels H x V
Pixel Pitch
Pixel Format
d .co[mm]
1366x3(RGB) x 768
0.1629X0.1629
R.G.B. Vertical Stripe
Display Mode Normally White

slc
White Luminance (ILED=20mA) [cd/m2] 200 typ. (5 points average)
(Note: ILED is LED current)
Luminance Uniformity 1.25 (5 points average)

Contrast Ratio 400 typ
w.y
Response Time [ms] 8 typ / 16 Max

Nominal Input Voltage VDD [Volt] +3.3 typ.
Power Consumption [Watt] 2.6 max. (Include Logic and Blu power)
Weight [Grams] 170 max.
Physical Size [mm] Min. Typ. Max.
ww
Include bracket Length 242.5 243.0 243.5

Width 146.0 146.5 147.0
Thickness - 3.3 3.6
Electrical Interface 1 channel LVDS
Glass Thickness [mm] 0.5
Surface Treatment Anti-Glare, Hardness 3H,
Support Color 262K colors ( RGB 6-bit )

Temperature Range
Operating [oC] 0 to +50
Storage (Non-Operating) [oC] -20 to +60
RoHS Compliance RoHS Compliance
2.2 Optical Characteristics

℃ (Room Temperature) :
.tw
The optical characteristics are measured under stable conditions at 25
Item Symbol Conditions Min. Typ. Max. Unit Note
White Luminance 5 points average 2
165 200 - cd/m 1, 4, 5.
ILED=20mA
θR Horizontal (Right) 40 45 -
m
degree
θL CR = 10 (Left) 40 45 -
Viewing Angle 4, 9
ψH Vertical (Upper) 10 15 -
ψL CR = 10 (Lower) 30 35 -
Luminance
Uniformity
Luminance
Uniformity
Contrast Ratio
d δ5P
δ13P
CR
.co 5 Points
13 Points
-
-
300
-
-
400
1.25
1.60
-
1, 3, 4
2, 3, 4
4, 6
Cross talk % 4 4, 7
Response Time TRT Rising + Falling - 8 16
slc
msec 4, 8
Rx 0.543 0.573 0.603
Red
Ry 0.303 0.333 0.363
Gx 0.303 0.333 0.363
Color / Green
w.y
Gy 0.534 0.564. 0.594

Chromaticity
Coodinates Bx CIE 1931 0.128 0.158 0.188 4
Blue
By 0.103 0.133 0.163
Wx 0.283 0.313 0.343
White
Wy 0.299 0.329 0.359
ww
NTSC % - 45 -

Note 1: 5 points position (Ref: Active area)
W
W /4 W /4 W /4 W /4
H /4
1 2
.tw
H /4
H 3
H /4
4 5
m
H /4
Note 2: 13 points position (Ref: Active area)

d
10
10
W /4
.co W /4
W
W /4 W /4
10
1 2 3
H /4
4 5
slc
H /4
H 6 7 8
H /4
9 10
w.y
H /4 11 12 13
10
Note 3: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the
minimum test point luminance
ww
δ
Maximum Brightness of five points
W5 =
Minimum Brightness of five points
δ
Maximum Brightness of thirteen points
W13 =
Minimum Brightness of thirteen points
Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change
during measuring. In order to stabilize the luminance, the measurement should be executed after lighting
Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.

Photo detector
.tw
Field=2°
50 cm
m
LCD Panel TFT-LCD Module
Note 5
.co
： Definition of Average Luminance of Center of the
White (Y ): screen
L
，Y = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5

d
Measure the luminance of gray level 63 at 5 points L
L (x) is corresponding to the luminance of the point X at Figure in Note (1).

slc
Note 6 ： Definition of contrast ratio:
Contrast ratio is calculated with the following formula.
Brightness on the “White” state

w.y
Contrast ratio (CR)=

Brightness on the “Black” state
Note 7 ： Definition of Cross Talk (CT)

ww
CT = | YB – YA | / YA × 100 (%)
Where
YA = Luminance of measured location without gray level 0 pattern (cd/m2)
YB = Luminance of measured location with gray level 0 pattern (cd/m2)

.tw
Note 8: Definition of response time:
The output signals of BM-7 or equivalent are measured when the input signals are changed from “Black” to
“White” (falling time) and from “White” to “Black” (rising time), respectively. The response time interval between
m
the 10% and 90% of amplitudes. Refer to figure as below.
100%
"White"
.co "Black"
"White"
Signal(Relative value)
90%
d
10%
slc
0%
Tr Tf
w.y
ww

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≧10, at the screen center, over a 180° horizontal and
180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90°
(θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is
typically perpendicular to the display surface with the screen rotated about its center to develop the desired
measurement viewing angle.
m .tw
d .co
slc
w.y
ww

3. Functional Block Diagram

The following diagram shows the functional block of the 10.1 inches wide Color TFT/LCD 40 Pin one
channel Module
m .tw
d .co
slc
w.y
ww

4. Absolute Maximum Ratings
An absolute maximum rating of the module is as following:
4.1 Absolute Ratings of TFT LCD Module

Item Symbol Min Max Unit Conditions
Logic/LCD Drive Voltage Vin 3.0 3.6 [Volt] Note 1,2
.tw
4.2 Absolute Ratings of Environment
Item Symbol Min Max Unit Conditions
o
Operating Temperature TOP 0 +50 [ C] Note 4
Operation Humidity HOP 5 95 [%RH] Note 4
o
Storage Temperature TST -20 +60 [ C] Note 4
m
Storage Humidity HST 5 95 [%RH] Note 4
Note 1: At Ta (25 ℃)
Note 2: Permanent damage to the device may occur if exceed maximum values
.co
Note 3: LED specification refer to section 5.2
Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).
d
Twb=39°C
slc
w.y
ww
Operating Range Storage Range

5. Electrical Characteristics
5.1 TFT LCD Module
5.1.1 Power Specification
Input power specifications are as follows;
The power specification are measured under 25 ℃ and frame frenquency under 60Hz
.tw
Symble Parameter Min Typ Max Units Note
VDD Logic/LCD Drive 3.0 3.3 3.6 [Volt]
Voltage
PDD VDD Power - - 0.8 [Watt] Note 1
IDD IDD Current - - 606 [mA] Note 1
m
IRush Inrush Current - - 2000 [mA] Note 2
VDDrp Allowable - - 100 [mV]
Logic/LCD Drive p-p
Ripple Voltage
Note 1 : Maximum Measurement Condition
Note 2
.co
：Black Pattern at 3.3V driving voltage. (P
Typical Measurement Condition : Mosaic Pattern
：Measure Condition
d max=V3.3 x Iblack)
slc
w.y
ww
90% 3.3V
10%
0V
0.5ms
Vin rising time


5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.
Signal electrical characteristics are as follows;
Parameter Condition Min Max Unit
.tw
VTH Differential Input High - 100
Threshold (Vcm=+1.2V) [mV]
VTL Differential Input Low -100 -
Threshold (Vcm=+1.2V) [mV]
|VID| Differential Input
m
Voltage 100 600 [mV]
Differential Input
VCM Common Mode Voltage
1.125 1.375 [V]
Note: LVDS Signal Waveform

d .co
slc
w.y
ww

5.2 Backlight Unit
5.2.1 LED characteristics
Parameter Symbol Min Typ Max Units Condition

Backlight Power PLED - - 1.8 ℃
[Watt] (Ta=25 ), Note 1
.tw
Consumption Vin =12V
LED Life-Time N/A 15,000 - - Hour (Ta=25℃), Note 2

IF=20 mA
Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency
m
Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.
5.2.2 Backlight input signal characteristics
Parameter
LED Power Supply
d .co
Symbol
VLED
Min
6.0
Typ
12.0
Max
21.0
Units
[Volt]
Remark
LED Enable Input 2.5 - 5.5 [Volt]

High Level
VLED_EN
slc
LED Enable Input - - 0.5 [Volt]
Low Level Define as
PWM Logic Input 2.5 - 5.5 [Volt] Connector
High Level
VPWM_EN Interface
℃)
w.y
PWM Logic Input - - 0.5 [Volt] (Ta=25

Low Level
PWM Input Frequency FPWM 200 1K 10K Hz
PWM Duty Ratio Duty 5 -- 100 %

ww
Note 1 : Recommend system pull up/down resistor no bigger than 10kohm

6. Signal Interface Characteristic

6.1 Pixel Format Image
Following figure shows the relationship of the input signals and LCD pixel format.
1 1366
.tw
1st Line R GB R GB R GB R GB
m
d .co
768th Line R GB R GB R GB R GB
slc
w.y
ww

6.2 The Input Data Format
.tw
Signal Name Description
m
R5 Red Data 5 (MSB) Red-pixel Data
R4 Red Data 4 Each red pixel's brightness data consists of
R3 Red Data 3 these 6 bits pixel data.
R2 Red Data 2
R1
R0
G5
Red Data 1
Red Data 0 (LSB)
Red-pixel Data
Green Data 5 (MSB)
d .co Green-pixel Data
G4 Green Data 4 Each green pixel's brightness data consists of
G3 Green Data 3 these 6 bits pixel data.
G2 Green Data 2
slc
G1 Green Data 1
G0 Green Data 0 (LSB)
Green-pixel Data
B5 Blue Data 5 (MSB) Blue-pixel Data
w.y
B4 Blue Data 4 Each blue pixel's brightness data consists of

B3 Blue Data 3 these 6 bits pixel data.
B2 Blue Data 2
B1 Blue Data 1
B0 Blue Data 0 (LSB)
ww
Blue-pixel Data
RxCLKIN Data Clock The signal is used to strobe the pixel data and
DE signals. All pixel data shall be valid at the
falling edge when the DE signal is high.
DE Display Timing This signal is strobed at the falling edge of
RxCLKIN. When the signal is high, the pixel
data shall be valid to be displayed.
VS Vertical Sync The signal is synchronized to RxCLKIN .
HS Horizontal Sync The signal is synchronized to RxCLKIN .
Note: Output signals from any system shall be low or High-impedance state when VDD is off.

6.3 Integration Interface Requirement
6.3.1 Connector Description

Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following
components.
.tw
Connector Name / Designation For Signal Connector
Manufacturer STM
Type / Part Number MSAK24025P40
m
Mating Housing/Part Number Mating of MSAK24025P40
6.3.2 Pin Assignment
Pin Signal
1 Reserved
2 VDD
d .co
LVDS is a differential signal technology for LCD interface and high speed data transfer device.
Reserved, AUO will use this pin.

Power Supply, 3.3 V (typical)
Description
3 VDD Power Supply, 3.3 V (typical)

slc
4 V EEDID DDC 3.3V power
5 TEST Panel Self Test
6 Clk EEDID DDC Clock
7 DATA EEDID DDC Data
w.y
8 Odd_Rin0- - LVDS differential data input (R0-R5, G0) (odd pixels)

9 Odd_Rin0+ + LVDS differential data input (R0-R5, G0) (odd pixels)
10 VSS Ground – Shield
11 Odd_Rin1- - LVDS differential data input (G1-G5, B0-B1) (odd pixels)
12 Odd_Rin1+ + LVDS differential data input (G1-G5, B0-B1) (odd pixels)
ww

14 Odd_Rin2- - LVDS differential data input (B2-B5, HS, VS, DE) (odd pixels)
15 Odd_Rin2+ + LVDS differential data input (B2-B5, HS, VS, DE) (odd pixels)
17 Odd_ClkIN- - LVDS differential clock input (odd pixels)
18 Odd_ClkIN+ + LVDS differential clock input (odd pixels)
20 Reserved Reserved

.tw
31 VSS_LED Ground – LED
34 NC No connection (Reserved)
m
35 PWM System PWM Signal Input (+3.3V Swing)
36 LED_EN LED enable pin (+3.3V Input)
38 VDDLED
39 VDDLED
40 VDDLED
.co
LED Power Supply 6V – 21V
Note 1: Start from right side
d
slc
w.y
ww
Connector
Pin 40 Pin 1
VLED
NC
Note1: Input signals shall be low or High-impedance state when VDD is off.

6.4 Interface Timing

6.4.1 Timing Characteristics
Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.
Parameter Symbol Min. Typ. Max. Unit

Frame Rate - - 60 - Hz
.tw
Clock frequency 1/ TClock 66.9 72 80 MHz
Period TV 788 824 768+A
Vertical
Active TVD 768 TLine
Section
Blanking TVB 20 56 A
m
Period TH 1416 1456 1366+B
Horizontal
Active THD 1366 TClock
Section
Blanking THB 50 90 B
Note 1 : The above is as optimized setting

Note 2 : DE mode only
.co
Note 3 : The maximum clock frequency = (1366+B)*(768+A)*60<80MHz
Note 4 : Clock frequency number is for reference, real setting value refer to EDID (Clock frequency TBD MHz)
d
slc
w.y
ww

6.4.2 Timing diagram
TCLOCK Input Timing Definition ( DE Mode)
DOTCLK
.tw
Input Invaild Pixel Pixel Pixel Pixel Pixel Invaild Pixel
Data Data 1 2 3 N-1 N Data 1
m
DE
THB THD
DE
d
TVB
.co TH
TVD
TV
slc
w.y
ww

6.5 Power ON/OFF Sequence
Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in
the chart. Signals from any system shall be Hi-Z state or low level when VDD is off
m .tw
d .co
slc
Note 1 : If T3<200ms, the display garbage may occur. (T3>200ms is recommended)
：
Note 2 If T1 or T12<0.5ms, the inrush current may cause the damage of fuse. If T1 or T12<0.5ms, the inrush current
2
I t is under typical melt of fuse Spec, there is no mentioned problem.
Note 3 : T8,T9,T10,T11 value are recommended, T8,T9,T10,T11 ≧0 could be acceptable
w.y
ww

7. Panel Reliability Test
7.1 Vibration Test

Test Spec:
Test method: Non-Operation
.tw
Acceleration: 1.5 G
Frequency: 10 - 500Hz Random
Sweep: 30 Minutes each Axis (X, Y, Z)
m
7.2 Shock Test
Test Spec:
Test method: Non-Operation

Acceleration:
Active time:
Pulse:
2 ms .co
220 G , Half sine wave
X,Y,Z .one time for each side
7.3 Reliability Test

d
slc
Items Required Condition Note
Temperature
℃, 90%RH, 300h
Ta= 40℃
Humidity Bias
High Temperature
℃, Dry, 300h
Ta= 50℃
Operation
w.y
Low Temperature
℃, 300h
Ta= 0℃
Operation
High Temperature
℃, 35%RH, 300h
Ta= 60℃
Storage
Low Temperature
℃, 50%RH, 250h
Ta= -20℃
Storage
ww
Thermal Shock
℃to 60℃
Ta=-20℃ ℃, Duration at 30 min, 100 cycles
Test
Contact : ±8 KV Note 1
ESD
Air : ±15 KV
Note1: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. Self-recoverable.
No data lost, No hardware failures.
Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

8. Mechanical Characteristics
tw
8.1 LCM Outline Dimension
Front View
m.
.co
slcd
w.y
ww

Back View
tw
m.
.co
slcd
w.y
ww

9. Shipping and Package
9.1.1 Shipping Label Format

Year/Week code Model name
m .tw
d .co
Hardware Code
slc
9.1.2 Carton Label Format
w.y
ww

9.2 Carton Package
m .tw
d .co
slc
9.3 Shipping Package of Palletizing Sequence
w.y
ww

10. Appendix: EDID Description
Address FUNCTION Value Value Value
HEX HEX BIN DEC
00 Header 00 00000000 0
01 FF 11111111 255
02 FF 11111111 255
.tw
03 FF 11111111 255
04 FF 11111111 255
05 FF 11111111 255
06 FF 11111111 255
m
07 00 00000000 0
08 EISA Manuf. Code LSB 06 00000110 6
09 Compressed ASCII AF 10101111 175

Product Code
0A
0B
0C
0D
0E
d .co
hex, LSB first
32-bit ser #
DC
10
00
00
00
11011100
00010000
00000000
00000000
00000000
220
16
0F 00 00000000 0
slc
10 Week of manufacture 00 00000000 0
11 Year of manufacture 16 00010110 22
12 EDID Structure Ver. 01 00000001 1
13 EDID revision # 04 00000100 4

w.y
14 Video input def. (digital I/P, non-TMDS, CRGB) 90 10010000 144
15 Max H image size (rounded to cm) 16 00010110 22
16 Max V image size (rounded to cm) 0D 00001101 13
17 Display Gamma (=(gamma*100)-100) 78 01111000 120

Feature support (no DPMS, Active OFF, RGB, tmg
18 Blk#1) 02 00000010 2
ww
19 Red/green low bits (Lower 2:2:2:2 bits) BB 10111011 187
1A Blue/white low bits (Lower 2:2:2:2 bits) F5 11110101 245
1B Red x (Upper 8 bits) 94 10010100 148
1C Red y/ highER 8 bits 55 01010101 85
1D Green x 54 01010100 84
1E Green y 90 10010000 144
1F Blue x 27 00100111 39
20 Blue y 23 00100011 35
21 White x 50 01010000 80
22 White y 54 01010100 84
23 Established timing 1 00 00000000 0

26 Standard timing #1 01 00000001 1
27 01 00000001 1
29 01 00000001 1
2A Standard timing #3 01 00000001 1
2B 01 00000001 1
.tw
2C Standard timing #4 01 00000001 1
2D 01 00000001 1
2E Standard timing #5 01 00000001 1
2F 01 00000001 1
m
31 01 00000001 1
33
34
35
36 Pixel Clock/10000 LSB

d .co
Standard timing #8
01
01
01
58
00000001
00000001
00000001
01011000
1
1
88
37 Pixel Clock/10000 USB 1B 00011011 27
38 Horz active Lower 8bits 56 01010110 86

slc
39 Horz blanking Lower 8bits 5A 01011010 90
3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80
3B Vertical Active Lower 8bits 00 00000000 0
3C Vertical Blanking Lower 8bits 1E 00011110 30

w.y
3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48
3E HorzSync. Offset 26 00100110 38
3F HorzSync.Width 16 00010110 22
40 VertSync.Offset : VertSync.Width 36 00110110 54
41 Horz&Vert Sync Offset/Width Upper 2bits 00 00000000 0

ww
42 Horizontal Image Size Lower 8bits DE 11011110 222
43 Vertical Image Size Lower 8bits 7D 01111101 125
44 Horizontal & Vertical Image Size (upper 4:4 bits) 00 00000000 0
45 Horizontal Border (zero for internal LCD) 00 00000000 0
46 Vertical Border (zero for internal LCD) 00 00000000 0
47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24
48 Detailed timing/monitor 00 00000000 0
49 descriptor #2 00 00000000 0
4A 00 00000000 0
4B 0F 00001111 15
4C 00 00000000 0
4D 00 00000000 0
4E 00 00000000 0
4F 00 00000000 0
50 00 00000000 0
51 00 00000000 0
52 00 00000000 0
53 00 00000000 0
54 00 00000000 0
.tw
55 00 00000000 0
56 00 00000000 0
57 00 00000000 0
58 00 00000000 0
m
59 20 00100000 32
5A Detailed timing/monitor 00 00000000 0
5B descriptor #3 00 00000000 0
5C
5D
5E
5F
d .co
Manufacture
00
FE
00
41
00000000
11111110
00000000
01000001
0
254
65
60 Manufacture 55 01010101 85
61 Manufacture 4F 01001111 79
slc
62 0A 00001010 10
63 20 00100000 32
64 20 00100000 32
65 20 00100000 32
w.y
66 20 00100000 32
67 20 00100000 32
68 20 00100000 32
69 20 00100000 32
6A 20 00100000 32
ww
6B 20 00100000 32
6C Detailed timing/monitor 00 00000000 0
6D descriptor #4 00 00000000 0
6E 00 00000000 0
6F FE 11111110 254
70 00 00000000 0
71 Manufacture P/N 42 01000010 66
72 Manufacture P/N 31 00110001 49
73 Manufacture P/N 30 00110000 48
74 Manufacture P/N 31 00110001 49
75 Manufacture P/N 58 01011000 88

76 Manufacture P/N 54 01010100 84
77 Manufacture P/N 4E 01001110 78
78 Manufacture P/N 30 00110000 48
79 Manufacture P/N 31 00110001 49
7A Manufacture P/N 2E 00101110 46
7B Manufacture P/N 30 00110000 48
7C 20 00100000 32
7D 0A 00001010 10
.tw
7E Extension Flag 00 00000000 0
7F Checksum 0B 00001011 11
SUM 6144
SUM to HEX 1800
m
d .co
slc
w.y
ww


Product Specification: Customer Date Approved by Date

Uploaded by

Copyright:

Available Formats

Product Specification: Customer Date Approved by Date

Uploaded by

Document Information

Original Description:

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Product Specification: Customer Date Approved by Date

Uploaded by

Copyright:

Available Formats

Product Specification

Model Name B101XTN01.1 (H/W:1A)

Note ( ) LED Backlight with driving circuit design

MM/DD/YYYY YW Lee 09/16/2013

MM/DD/YYYY Bing Ho 09/16/2013

Note: This Specification is subject to change NBBU Marketing Division

B101XTN01.1 Document Version : 1.2 1 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

1. Handling Precautions .............................................................. 4

8.1 LCM Outline Dimension...................................................................................................................24

9.1.2 Carton Label Format.......................................................................................................................26

B101XTN01.1 Document Version : 1.2 2 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

Version and Date Page Old description New Description Remark

0.2 2012/09/11 5 Anti-Glare, Hardness 3H, Only “Anti-Glare, Hardness 3H”

0.4 2012/11/26 11 & Updated Functional Block Diagram &

Update Pixel Clock with 70MHz

Shipping label format UL Mark

B101XTN01.1 Document Version : 1.2 3 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

B101XTN01.1 Document Version : 1.2 4 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

R.G.B. Vertical Stripe

Display Mode Normally White

Luminance Uniformity 1.25 (5 points average)

Response Time [ms] 8 typ / 16 Max

Include bracket Length 242.5 243.0 243.5

Support Color 262K colors ( RGB 6-bit )

B101XTN01.1 Document Version : 1.2 5 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

2.2 Optical Characteristics

Gy 0.534 0.564. 0.594

B101XTN01.1 Document Version : 1.2 6 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

Note 1: 5 points position (Ref: Active area)

Note 2: 13 points position (Ref: Active area)

Note 4: Measurement method

B101XTN01.1 Document Version : 1.2 7 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

，Y = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5

L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Brightness on the “White” state

Contrast ratio (CR)=

Note 7 ： Definition of Cross Talk (CT)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)

B101XTN01.1 Document Version : 1.2 8 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

B101XTN01.1 Document Version : 1.2 9 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

Note 9. Definition of viewing angle

B101XTN01.1 Document Version : 1.2 10 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

3. Functional Block Diagram

B101XTN01.1 Document Version : 1.2 11 of 31

Studio Technology Co. Ltd. ( www.yslcd.com.tw )

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Operating Range Storage Range