Features

• Low-voltage and Standard-voltage Operation

– 2.7 (VCC = 2.7V to 5.5V)
– 1.8 (VCC = 1.8V to 5.5V)
• User-selectable Internal Organization
– 2K: 256 x 8 or 128 x 16
– 4K: 512 x 8 or 256 x 16
• 3-wire Serial Interface
• Sequential Read Operation
• 2 MHz Clock Rate (5V)
•
•
Self-timed Write Cycle (10 ms Max)
High Reliability
3-wire Serial
– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years
EEPROMs
• Automotive Grade, Extended Temperature, and Lead-free/Halogen-free
Devices Available 2K (256 x 8 or 128 x 16)
• 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead MAP, 8-lead TSSOP,
and 8-ball dBGA2™ Packages 4K (512 x 8 or 256 x 16)

Description
The AT93C56A/66A provides 2048/4096 bits of serial electrically erasable program-
AT93C56A
mable read-only memory (EEPROM) organized as 128/256 words of 16 bits each
when the ORG pin is connected to VCC and 256/512 words of 8 bits each when it is
AT93C66A
tied to ground. The device is optimized for use in many industrial and commercial
applications where low-power and low-voltage operations are essential. The
AT93C56A/66A is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead
EIAJ SOIC, 8-lead MAP, 8-lead TSSOP, and 8-ball dBGA2™ packages.
Advance
Information
Pin Configurations
Pin Name Function
CS Chip Select
8-ball dBGA2 8-lead SOIC
SK Serial Data Clock
VCC 8 1 CS
CS 1 8 VCC
DI Serial Data Input DC 7 2 SK SK 2 7 DC
DO Serial Data Output ORG 6 3 DI DI 3 6 ORG
GND 5 4 DO DO 4 5 GND
GND Ground
Bottom View
VCC Power Supply
ORG Internal Organization
DC Don’t Connect
8-lead MAP
8-lead PDIP
8-lead TSSOP VCC 8 1 CS
DC 7 2 SK CS 1 8 VCC
CS 1 8 VCC SK 2 7 DC
ORG 6 3 DI
SK 2 7 DC DI 3 6 ORG
GND 5 4 DO
DI 3 6 ORG DO 4 5 GND
DO 4 5 GND
Rev. 3378F–SEEPR–04/04
Bottom View

1
 The AT93C56A/66A is enabled through the Chip Select pin (CS) and accessed via a
3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock
(SK). Upon receiving a READ instruction at DI, the address is decoded and the data is
clocked out serially on the data output pin DO. The WRITE cycle is completely self-
timed and no separate ERASE cycle is required before WRITE. The WRITE cycle is
only enabled when the part is in the ERASE/WRITE ENABLE state. When CS is brought
“high” following the initiation of a WRITE cycle, the DO pin outputs the READY/BUSY
status of the part.
The AT93C56A/66A is available in 2.7V to 5.5V and 1.8V to 5.5V versions.

Absolute Maximum Ratings*

Operating Temperature......................................−55°C to +125°C *NOTICE: Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
Storage Temperature .........................................−65°C to +150°C age to the device. This is a stress rating only, and
functional operation of the device at these or any
Voltage on Any Pin other conditions beyond those indicated in the
with Respect to Ground ........................................ −1.0V to +7.0V operational sections of this specification is not
implied. Exposure to absolute maximum rating
Maximum Operating Voltage .......................................... 6.25V conditions for extended periods may affect
device reliability
DC Output Current........................................................ 5.0 mA

Block Diagram

Note: When the ORG pin is connected to VCC, the x 16 organization is selected. When it is
connected to ground, the x 8 organization is selected. If the ORG pin is left unconnected
and the application does not load the input beyond the capability of the internal 1 Meg
ohm pullup, then the x 16 organization is selected. The feature is not available on the
1.8V devices.

2
3378F–SEEPR–04/04
Pin Capacitance(1)
Applicable over recommended operating range from T A = 25°C, f = 1.0 MHz, VCC = +5.0V (unless otherwise noted).
Symbol Test Conditions Max Units Conditions
COUT Output Capacitance (DO) 5 pF VOUT = 0V
CIN Input Capacitance (CS, SK, DI) 5 pF VIN = 0V
Note: 1. This parameter is characterized and is not 100% tested.

DC Characteristics
Applicable over recommended operating range from: T AI = −40°C to +85°C, V CC = +1.8V to +5.5V,
TAE = −40°C to +125°C, V CC = +1.8V to +5.5V (unless otherwise noted).
Symbol Parameter Test Condition Min Typ Max Unit
VCC1 Supply Voltage 1.8 5.5 V
VCC2 Supply Voltage 2.7 5.5 V
VCC3 Supply Voltage 4.5 5.5 V
READ at 1.0 MHz 0.5 2.0 mA
ICC Supply Current VCC = 5.0V
WRITE at 1.0 MHz 0.5 2.0 mA
ISB1 Standby Current VCC = 1.8V CS = 0V 0 0.1 µA
ISB2 Standby Current VCC = 2.7V CS = 0V 6.0 10.0 µA
ISB3 Standby Current VCC = 5.0V CS = 0V 17 30 µA
IIL Input Leakage VIN = 0V to VCC 0.1 3.0 µA
IOL Output Leakage VIN = 0V to VCC 0.1 3.0 µA
VIL1(1) Input Low Voltage −0.6 0.8
2.7V ≤ VCC ≤ 5.5V V
VIH1(1) Input High Voltage 2.0 VCC + 1
VIL2(1) Input Low Voltage −0.6 VCC x 0.3
1.8V ≤ VCC ≤ 2.7V V
VIH2(1) Input High Voltage VCC x 0.7 VCC + 1

VOL1 Output Low Voltage IOL = 2.1 mA 0.4 V

2.7V ≤ VCC ≤ 5.5V
VOH1 Output High Voltage IOH = −0.4 mA 2.4 V

VOL2 Output Low Voltage IOL = 0.15 mA 0.2 V

1.8V ≤ VCC ≤ 2.7V
VOH2 Output High Voltage IOH = −100 µA VCC − 0.2 V
Note: 1. VIL min and VIH max are reference only and are not tested.

3
3378F–SEEPR–04/04
AC Characteristics
Applicable over recommended operating range from T AI = −40°C to + 85°C, TAE = −40°C to +125°C, V CC = As Specified,
CL = 1 TTL Gate and 100 pF (unless otherwise noted).
Symbol Parameter Test Condition Min Typ Max Units
4.5V ≤ VCC ≤ 5.5V 0 2
SK Clock
fSK 2.7V ≤ VCC ≤ 5.5V 0 1 MHz
Frequency
1.8V ≤ VCC ≤ 5.5V 0 0.25
2.7V ≤ VCC ≤ 5.5V 250
tSKH SK High Time ns
1.8V ≤ VCC ≤ 5.5V 1000

2.7V ≤ VCC ≤ 5.5V 250

tSKL SK Low Time ns
1.8V ≤ VCC ≤ 5.5V 1000

Minimum CS 2.7V ≤ VCC ≤ 5.5V 250

tCS ns
Low Time 1.8V ≤ VCC ≤ 5.5V 1000
2.7V ≤ VCC ≤ 5.5V 50
tCSS CS Setup Time Relative to SK ns
1.8V ≤ VCC ≤ 5.5V 200

2.7V ≤ VCC ≤ 5.5V 100

tDIS DI Setup Time Relative to SK ns
1.8V ≤ VCC ≤ 5.5V 400

tCSH CS Hold Time Relative to SK 0 ns

2.7V ≤ VCC ≤ 5.5V 100

tDIH DI Hold Time Relative to SK ns
1.8V ≤ VCC ≤ 5.5V 400

2.7V ≤ VCC ≤ 5.5V 250

tPD1 Output Delay to “1” AC Test ns
1.8V ≤ VCC ≤ 5.5V 1000
2.7V ≤ VCC ≤ 5.5V 250
tPD0 Output Delay to “0” AC Test ns
1.8V ≤ VCC ≤ 5.5V 1000

2.7V ≤ VCC ≤ 5.5V 250

tSV CS to Status Valid AC Test ns
1.8V ≤ VCC ≤ 5.5V 1000

CS to DO in High AC Test 2.7V ≤ VCC ≤ 5.5V 150

tDF ns
Impedance CS = VIL 1.8V ≤ VCC ≤ 5.5V 400

10 ms
tWP Write Cycle Time
4.5V ≤ VCC ≤ 5.5V 0.1 3 ms
(1)
Endurance 5.0V, 25°C, Page Mode 1M Write Cycles
Note: 1. This parameter is characterized and is not 100% tested.

4
3378F–SEEPR–04/04
Instruction Set for the AT93C56A and AT93C66A
Address Data
Op
Instruction SB Code x8 x 16 x8 x 16 Comments
Reads data stored in memory, at
READ 1 10 A8 – A 0 A7 – A0
specified address.
Write enable must precede all
EWEN 1 00 11XXXXXXX 11XXXXXX
programming modes.
ERASE 1 11 A8 – A 0 A7 – A0 Erases memory location An – A0.
WRITE 1 01 A8 – A 0 A7 – A0 D7 – D0 D15 – D0 Writes memory location An – A0.
Erases all memory locations. Valid
ERAL 1 00 10XXXXXXX 10XXXXXX
only at V CC = 4.5V to 5.5V.
Writes all memory locations. Valid
WRAL 1 00 01XXXXXXX 01XXXXXX D7 – D0 D15 – D0 only at V CC = 5.0V ±10% and Disable
Register cleared.
EWDS 1 00 00XXXXXXX 00XXXXXX Disables all programming instructions.
Note: The X’s in the address field represent don’t care values and must be clocked.

Functional Description
The AT93C56A/66A is accessed via a simple and versatile 3-wire serial communication
interface. Device operation is controlled by seven instructions issued by the host pro-
cessor. A valid instruction starts with a rising edge of CS and consists of a Start Bit
(logic “1”) followed by the appropriate Op Code and the desired memory address
location.
READ (READ): The Read (READ) instruction contains the address code for the mem-
ory location to be read. After the instruction and address are decoded, data from the
selected memory location is available at the serial output pin DO. Output data changes
are synchronized with the rising edges of serial clock SK. It should be noted that a
dummy bit (logic “0”) precedes the 8- or 16-bit data output string. The AT93C56A/66A
supports sequential read operations. The device will automatically increment the inter-
nal address pointer and clock out the next memory location as long as Chip Select (CS)
is held high. In this case, the dummy bit (logic “0”) will not be clocked out between mem-
ory locations, thus allowing for a continuous stream of data to be read.
ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the
Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable
(EWEN) instruction must be executed first before any programming instructions can be
carried out. Please note that once in the EWEN state, programming remains enabled
until an EWDS instruction is executed or VCC power is removed from the part.
ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified
memory location to the logical “1” state. The self-timed erase cycle starts once the
ERASE instruction and address are decoded. The DO pin outputs the READY/BUSY
status of the part if CS is brought high after being kept low for a minimum of 250 ns (tCS).
A logic “1” at pin DO indicates that the selected memory location has been erased, and
the part is ready for another instruction.

5
3378F–SEEPR–04/04
 WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be
written into the specified memory location. The self-timed programming cycle tWP starts
after the last bit of data is received at serial data input pin DI. The DO pin outputs the
READY/BUSY status of the part if CS is brought high after being kept low for a minimum
of 250 ns (tCS). A logic “0” at DO indicates that programming is still in progress. A logic
“1” indicates that the memory location at the specified address has been written with the
data pattern contained in the instruction and the part is ready for further instructions. A
READY/BUSY status cannot be obtained if the CS is brought high after the end of
the self-timed programming cycle tWP.
ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the mem-
ory array to the logic “1” state and is primarily used for testing purposes. The DO pin
outputs the READY/BUSY status of the part if CS is brought high after being kept low for
a minimum of 250 ns (tCS). The ERAL instruction is valid only at VCC = 5.0V ± 10%.
WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations
with the data patterns specified in the instruction. The DO pin outputs the READY/BUSY
status of the part if CS is brought high after being kept low for a minimum of 250 ns (tCS).
The WRAL instruction is valid only at V CC = 5.0V ± 10%.
ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the
Erase/Write Disable (EWDS) instruction disables all programming modes and should be
executed after all programming operations. The operation of the READ instruction is
independent of both the EWEN and EWDS instructions and can be executed at any
time.

Timing Diagrams

Synchronous Data Timing

Note: 1. This is the minimum SK period.

6
3378F–SEEPR–04/04
 Organization Key for Timing Diagrams
AT93C56A (2K) AT93C66A (4K)
I/O x8 x 16 x8 x 16
AN A8(1) A7(2) A8 A7
DN D7 D15 D7 D15
Notes: 1. A8 is a DON’T CARE value, but the extra clock is required.
2. A7 is a DON’T CARE value, but the extra clock is required.

READ Timing

tCS

High Impedance

EWEN Timing

tCS
CS

SK

DI 1 0 0 1 1 ...

7
3378F–SEEPR–04/04
EWDS Timing

tCS
CS

SK

DI 1 0 0 0 0 ...

WRITE Timing
tCS
CS

SK

DI 1 0 1 AN ... A0 DN ... D0

HIGH IMPEDANCE
DO BUSY READY

tWP

WRAL Timing(1)
tCS
CS

SK

DI 1 0 0 0 1 ... DN ... D0

BUSY
HIGH IMPEDANCE
O READY

tWP

Note: 1. Valid only at VCC = 4.5V to 5.5V.

8
3378F–SEEPR–04/04
ERASE Timing
tCS

CS CHECK STANDBY
STATUS

SK

DI 1 1 1 AN AN-1 AN-2 ... A0

tSV tDF

HIGH IMPEDANCE BUSY HIGH IMPEDANCE

DO
READY

tWP

ERAL Timing(1)
tCS

CS CHECK STANDBY
STATUS

SK

DI 1 0 0 1 0

tSV tDF
HIGH IMPEDANCE BUSY HIGH IMPEDANCE
DO
READY
tWP

Note: 1. Valid only at VCC = 4.5V to 5.5V.

9
3378F–SEEPR–04/04
AT93C56A Ordering Information
Ordering Code Package Operation Range
AT93C56A-10PI-2.7 8P3
AT93C56A-10SI-2.7 8S1
AT93C56AW-10SI-2.7 8S2 Industrial Temperature
AT93C56A-10TI-2.7 8A2 (−40°C to 85°C)
AT93C56AU3-10UI-2.7 8U3-1
AT93C56AY1-10YI-2.7 8Y1
AT93C56A-10PI-1.8 8P3
AT93C56A-10SI-1.8 8S1
AT93C56AW-10SI-1.8 8S2 Industrial Temperature
AT93C56A-10TI-1.8 8A2 (−40°C to 85°C)
AT93C56AU3-10UI-1.8 8U3-1
AT93C56AY1-10YI-1.8 8Y1
AT93C56A-10SU-2.7 8S1
Lead-free/Halogen-free/
AT93C56A-10SU-1.8 8S1
Industrial Temperature
AT93C56A-10TU-2.7 8A2
(−40°C to 85°C)
AT93C56A-10TU-1.8 8A2
Lead-free/Halogen-free/
AT93C56A-10SQ-2.7 8S1 High Grade/Extended Temperature
(−40°C to 125°C)
High Grade/Extended Temperature
AT93C56A-10SE-2.7 8S1
(−40°C to 125°C)
Note: For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics table.

Package Type
8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8S2 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)
8A2 8-lead, 0.170” Wide, Thin Shrink Small Outline Package (TSSOP)
8U3-1 8-ball, die Ball Grid Array Package (dBGA2)
8Y1 8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)
Options
−2.7 Low-voltage (2.7V to 5.5V)
1.8 Low-voltage (1.8V to 5.5V)

10
3378F–SEEPR–04/04
AT93C66A Ordering Information
Ordering Code Package Operation Range
AT93C66A-10PI-2.7 8P3
AT93C66A-10SI-2.7 8S1
AT93C66AW-10SI-2.7 8S2 Industrial
AT93C66A-10TI-2.7 8A2 (−40°C to 85°C)
AT93C66AU3-10UI-2.7 8U3-1
AT93C66AY1-10YI-2.7 8Y1
AT93C66A-10PI-1.8 8P3
AT93C66A-10SI-1.8 8S1
AT93C66AW-10SI-1.8 8S2 Industrial
AT93C66A-10TI-1.8 8A2 (−40°C to 85°C)
AT93C66AU3-10UI-1.8 8U3-1
AT93C66AY1-10YI-1.8 8Y1
AT93C66A-10SU-2.7 8S1
Lead-free/Halogen-free/
AT93C66A-10SU-1.8 8S1
Industrial Temperature
AT93C66A-10TU-2.7 8A2
(−40°C to 85°C)
AT93C66A-10TU-1.8 8A2
Lead-free/Halogen-free/
8S1 High Grade/Extended Temperature
AT93C66A-10SQ-2.7 (−40°C to 125°C)
High Grade/Extended Temperature
8S1
AT93C66A-10SE-2.7 (−40°C to 125°C)
Note: For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics table.

Package Type
8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8S2 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)
8A2 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)
8U3-1 8-ball, die Ball Grid Array Package (dBGA2)
8Y1 8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP)
Options
−2.7 Low-voltage (2.7V to 5.5V)
−1.8 Low-voltage (1.8V to 5.5V)

11
3378F–SEEPR–04/04
Packaging Information

8P3 – PDIP

1
E

E1

Top View c
eA

End View

COMMON DIMENSIONS
D (Unit of Measure = inches)
e
D1 SYMBOL MIN NOM MAX NOTE
A2 A
A 0.210 2
A2 0.115 0.130 0.195
b 0.014 0.018 0.022 5
b2 0.045 0.060 0.070 6
b3 0.030 0.039 0.045 6
c 0.008 0.010 0.014
D 0.355 0.365 0.400 3
b2 L D1 0.005 3
b3 E 0.300 0.310 0.325 4
4 PLCS b E1 0.240 0.250 0.280 3
e 0.100 BSC
Side View
eA 0.300 BSC 4
L 0.115 0.130 0.150 2

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
4. E and eA measured with the leads constrained to be perpendicular to datum.
5. Pointed or rounded lead tips are preferred to ease insertion.
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).
01/09/02
TITLE DRAWING NO. REV.
2325 Orchard Parkway 8P3, 8-lead, 0.300" Wide Body, Plastic Dual
8P3 B
R San Jose, CA 95131 In-line Package (PDIP)

12
3378F–SEEPR–04/04
8S1 – JEDEC SOIC

E E1

N L

∅
Top View
End View
e B
COMMON DIMENSIONS
A
(Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE

A1 A 1.35 – 1.75
A1 0.10 – 0.25
b 0.31 – 0.51
C 0.17 – 0.25
D 4.80 – 5.00
D
E1 3.81 – 3.99
E 5.79 – 6.20
Side View e 1.27 BSC
L 0.40 – 1.27
∅ 0˚ – 8˚

Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

10/7/03
TITLE DRAWING NO. REV.
1150 E. Cheyenne Mtn. Blvd. 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing
Colorado Springs, CO 80906 8S1 B
R
Small Outline (JEDEC SOIC)

13
3378F–SEEPR–04/04
8S2 – EIAJ SOIC

E E1

N L

Top View ∅

End View
e b COMMON DIMENSIONS
A (Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE

A1 A 1.70 2.16
A1 0.05 0.25
b 0.35 0.48 5
C 0.15 0.35 5
D 5.13 5.35
D
E1 5.18 5.40 2, 3
E 7.70 8.26
Side View L 0.51 0.85
∅ 0˚ 8˚
e 1.27 BSC 4

Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.
2. Mismatch of the upper and lower dies and resin burrs are not included.
3. It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded.
4. Determines the true geometric position.
5. Values b and C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer shall be 0.010 +0.010/−0.005 mm.
10/7/03
TITLE DRAWING NO. REV.
2325 Orchard Parkway 8S2, 8-lead, 0.209" Body, Plastic Small
San Jose, CA 95131 8S2 C
R
Outline Package (EIAJ)

14
3378F–SEEPR–04/04
8A2 – TSSOP

3 2 1

Pin 1 indicator
this corner

E1 E

L1

N
L
Top View End View
COMMON DIMENSIONS
(Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE

A D 2.90 3.00 3.10 2, 5

b E 6.40 BSC
E1 4.30 4.40 4.50 3, 5
A – – 1.20

e A2 A2 0.80 1.00 1.05

b 0.19 – 0.30 4
D
e 0.65 BSC
Side View L 0.45 0.60 0.75
L1 1.00 REF

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances,
datums, etc.
2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed
0.15 mm (0.006 in) per side.
3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm
(0.010 in) per side.
4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the
b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between
protrusion and adjacent lead is 0.07 mm.
5. Dimension D and E1 to be determined at Datum Plane H. 5/30/02
TITLE DRAWING NO. REV.
2325 Orchard Parkway 8A2, 8-lead, 4.4 mm Body, Plastic
8A2 B
R San Jose, CA 95131 Thin Shrink Small Outline Package (TSSOP)

15
3378F–SEEPR–04/04
8U3-1 – dBGA2

D
1. b

A1
PIN 1 BALL PAD CORNER
A2
Top View
A

PIN 1 BALL PAD CORNER Side View

1 2 3 4
(d1)

8 7 6 5
e
COMMON DIMENSIONS
(Unit of Measure = mm)
(e1)
SYMBOL MIN NOM MAX NOTE
Bottom View A 0.71 0.81 0.91
8 SOLDER BALLS
A1 0.10 0.15 0.20
A2 0.40 0.45 0.50
b 0.20 0.25 0.30
D 1.50 BSC
1. Dimension 'b' is measured at the maximum solder ball diameter.
E 2.00 BSC
This drawing is for general information only. e 0.50 BSC
e1 0.25 REF
d 1.00 BSC
d1 0.25 REF

6/24/03
TITLE DRAWING NO. REV.
1150 E. Cheyenne Mtn. Blvd. 8U3-1, 8-ball, 1.50 x 2.00 mm Body, 0.50 mm pitch,
R Colorado Springs, CO 80906 Small Die Ball Grid Array Package (dBGA2) PO8U3-1 A

16
3378F–SEEPR–04/04
8Y1 – MAP

PIN 1 INDEX AREA

1 2 3 4

PIN 1 INDEX AREA

E1

D D1

8 7 6 5

A1 b e
E

Top View End View Bottom View

COMMON DIMENSIONS
(Unit of Measure = mm)
A
SYMBOL MIN NOM MAX NOTE
A – – 0.90
A1 0.00 – 0.05
D 4.70 4.90 5.10
Side View
E 2.80 3.00 3.20
D1 0.85 1.00 1.15
E1 0.85 1.00 1.15
b 0.25 0.30 0.35
e 0.65 TYP
L 0.50 0.60 0.70

2/28/03
TITLE DRAWING NO. REV.
2325 Orchard Parkway 8Y1, 8-lead (4.90 x 3.00 mm Body) MSOP Array Package
San Jose, CA 95131 8Y1 C
R
(MAP) Y1

17
3378F–SEEPR–04/04
 Atmel Corporation Atmel Operations
2325 Orchard Parkway Memory RF/Automotive
San Jose, CA 95131, USA 2325 Orchard Parkway Theresienstrasse 2
Tel: 1(408) 441-0311 San Jose, CA 95131, USA Postfach 3535
Fax: 1(408) 487-2600 Tel: 1(408) 441-0311 74025 Heilbronn, Germany
Fax: 1(408) 436-4314 Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Regional Headquarters Microcontrollers
Europe 2325 Orchard Parkway 1150 East Cheyenne Mtn. Blvd.
Atmel Sarl San Jose, CA 95131, USA Colorado Springs, CO 80906, USA
Route des Arsenaux 41 Tel: 1(408) 441-0311 Tel: 1(719) 576-3300
Case Postale 80 Fax: 1(408) 436-4314 Fax: 1(719) 540-1759
CH-1705 Fribourg
Switzerland La Chantrerie Biometrics/Imaging/Hi-Rel MPU/
Tel: (41) 26-426-5555 BP 70602 High Speed Converters/RF Datacom
Fax: (41) 26-426-5500 44306 Nantes Cedex 3, France Avenue de Rochepleine
Tel: (33) 2-40-18-18-18 BP 123
Asia Fax: (33) 2-40-18-19-60 38521 Saint-Egreve Cedex, France
Room 1219 Tel: (33) 4-76-58-30-00
Chinachem Golden Plaza ASIC/ASSP/Smart Cards Fax: (33) 4-76-58-34-80
77 Mody Road Tsimshatsui Zone Industrielle
East Kowloon 13106 Rousset Cedex, France
Hong Kong Tel: (33) 4-42-53-60-00
Tel: (852) 2721-9778 Fax: (33) 4-42-53-60-01
Fax: (852) 2722-1369
1150 East Cheyenne Mtn. Blvd.
Japan Colorado Springs, CO 80906, USA
9F, Tonetsu Shinkawa Bldg. Tel: 1(719) 576-3300
1-24-8 Shinkawa Fax: 1(719) 540-1759
Chuo-ku, Tokyo 104-0033
Japan Scottish Enterprise Technology Park
Tel: (81) 3-3523-3551 Maxwell Building
Fax: (81) 3-3523-7581 East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743

Literature Requests
www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard
warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any
errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and
does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are
granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not auth orized for use
as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved. Atmel® and combinations thereof, are the registered trademarks, and dBGA™ is the
trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

Printed on recycled paper.

3378F–SEEPR–04/04 xM