MICROSAR Safe - A and Solution - V
MICROSAR Safe - A and Solution - V
-A and Solution -
V1.02 | 2014-11-21
Software for Safety ECUs
Software for Safety ECUs
2
Software for Safety ECUs
Software for Safety ECUs
Application SW Application SW
1 1
ASIL D ASIL D
Safety Mechanism
Application SW Application SW
2
ASIL Coexistance
according to ISO 26262 2
QM
ASIL D
Basic SW
Basic SW
3
3
QM
and thus allow the coexistence of software with different integrity levels
3
Software for Safety ECUs
Software for Safety ECUs
4
SafeExecution
Freedom from Interference
Application A Application B
activate Set
Task 1 Task 2 Task 3 Event ISR 1
RAM
CPU
Threat Solution
Memory corruption Memory encapsulation & Context save
Safety relevant tasks run in protected
Tasks affect safety related memory
memory partitions
5
SafeExecution
Memory Protection
Application A
Task 1
Task1
Stack
Task2
Application Data
Application B
Task 2
Task3
Stack
Application Data
Task 3
Stack
Operating System Application Data
Context Switching
6
SafeExecution
Memory Protection
Application A
Task 1
Task1
Stack
Task2
Application Data
Application B
Task 2
Task3
Stack
Application Data
Task 3
Stack
Operating System Application Data
Context Switching
7
SafeExecution
Program Flow Monitoring
Time
Task B Task B
Task C
SafeWatchdog Manager
Watchdog
8
Software for Safety ECUs
Software for Safety ECUs
“Safe” “Safe”
SWC C SWC D
SWC A SWC B
MICROSAR RTE
MICROSAR DIAG
MICROSAR COM
MICROSAR MEM
MICROSAR SYS
MICROSAR OS (SC3/4)
J1939TP
MICROSAR IO
MICROSAR FR
MICROSAR IP
MICROSAR CAN
XCP
Microcontroller
9
SafeExecution
Architecture
„rope of pearls”
“Safe” “Safe”
Checkpoint Checkpoint SWC SWC
SWC SWC
MICROSAR RTE
MICROSAR DIAG
Safe Watchdog MICROSAR COM
Checkpoint
SafeContext
Manager
MICROSAR MEM
MICROSAR SYS
J1939TP
MICROSAR IO
MICROSAR FR
MICROSAR IP
MICROSAR CAN
MICROSAR OS (SC3/4)
XCP
10
Software for Safety ECUs
Internal
External
11
Safe Communication
“Safe” “Safe”
SWC C SWC D
SWC A SWC B
MICROSAR RTE
MICROSAR DIAG
MICROSAR COM
MICROSAR MEM
MICROSAR SYS
MICROSAR OS (SC3/4)
J1939TP
MICROSAR IO
MICROSAR FR
MICROSAR IP
MICROSAR CAN
XCP
Microcontroller
12
SafeRTE
Freedom from Interference
Safe MICROSAR
Context Safe
(OS) BSW
QM
Tier1/OEM
QM
MCAL 3rd party
MICROSAR
Hardware* QM
13
SafeRTE
Tool Based Qualification
QM
Design &
Configuration C
o
m
ECU Extract of System Configuration p
a
ECU Configuration Description r
… e
!
TCL1
RTE Generator
TCL2
rte.c Configuration
RTE Verify Feedback
rte.h
Report on Integrity
14
SafeCOM
Topic
Application Application
A B
SWC A SWC B
CAN, FlexRay
15
SafeCOM
Solution
Application Application
A B
E2E E2E
Protection Protection
Wrapper Wrapper
E2E LIB E2E LIB
RTE RTE
Rte_Write_<A>_<B> increment
increment Verify
verify Rte_Read_<A>_<B>
message
messagecounter
counter message
messagecounter
counter
SWC A calculate
calculate CRC verify
verify CRC
SWC B
CRC CRC
CAN, FlexRay
16
SafeCOM
Solution
Application Application
A B
SafeCOM
E2E E2E
Protection Protection
Wrapper Wrapper
E2E LIB E2E LIB
RTE RTE
Rte_Write_<A>_<B> increment
increment Verify
verify Rte_Read_<A>_<B>
message
messagecounter
counter message
messagecounter
counter
SWC A calculate
calculate CRC verify
verify CRC
SWC B
CRC CRC
CAN, FlexRay
17
MICROSAR Safe
MICROSAR DIAG
OS MICROSAR COM
Checkpoint
E2E Library
SafeContext
MICROSAR IO
J1939TP
MICROSAR MOST
Safe Watchdog
MICROSAR LIN
MICROSAR FR
MICROSAR IP
MICROSAR CAN
Manager
MICROSAR OS (SC3/4)
XCP
18
MICROSAR Safe
Integration of SEooC
Safety Integration
Requirements Safety Case
Safety Manual
Development
Integration > Assumptions on Safety Goals
SEooC
> Functional extensions and
restrictions
Development
QM Software > Integration requirements,
e.g. interrupt handling
> Process requirements, e.g. reviews
19
ISO26262 on Multi-Core Architecture
20
Webinars
21