PinE TRAINING ACADEMY LLP

“Building Career is our Passion”

PinE Training Academy

About us
PinE Training Academy (Training Division of Aujus Technology Private Limited - Enabling VLSI Design) was established
in 2014 by technocrats having expertise and vast work experience in the field of ASIC Design, FPGA, DSP, real-time
embedded system design and board PCB.
It was started with a motive to impart training expertise and know-how to students that can help them become an able
solution provider. PinE Training Academy has progressed into a training institute with a seamless combination of
greatly experienced and expert technical teams in software development and hardware design.
Our Core team members are experts in delivering training for systems or algorithms on programmable chips (FPGA) with
chip programming using Hardware Description Language (HDL) and Hardware or Board Level capabilities. Our training
focus is extended to the other fields like Embedded System Design, Multi-Layer PCB design from schematic, layout to
Gerber data release, RF circuits and isolation in both Up Conversion from IF and Down Conversion to IF, FPGA based
custom-board design, IP development and algorithm optimization in the area of digital signal processing (DSP) for
FPGAs.
The technology areas of expertise are
 Design of wired/wireless modems to meet the commercial or custom requirements.
 Evolution of commercial wireless communication standards like 2G, 3G or WCDMA up to physical layer supports.
 Physical layer or L1 Layer design of latest LTE (4G) Standards.
 Mathematical Modeling using Matlab/Simulink.
 Front end Feed-Forward High Power Amplifiers design using DSP technologies.
 Real-time embedded system design.
 FPGA based custom-board design for high-speed IOs.
 RF PCB design and isolation techniques.
 Migration of code from DSP processor or microcontroller to FPGA.
 RTL design using VHDL or Verilog.
 Interface and Knowledge of ADC, DAC, Clock Generator with the latest interfaces like Parallel CMOS, Parallel
LVDS and JESD204B.

Vision
To prepare dedicated team of Hardware and Software Electronics Engineers who are capable to take up project in
Semiconductor Industries in fresher profile.

Mission
Train Electronics Engineers in state of the art technology for ASIC, FPGA, Verification, Embedded & PCB domain reducing
the gap of the requirements of the industry and skill resource available.

th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”

 Placement records: From 2014, we have placement 400 + trainees in core semiconductor Industries
 Our Trainees Placed : Intel, Synopsys, Cadence , Vervesemi Microelectronics , Circuitsutra , Vayavya Labs ,
Keenheads , Yoctozant , Alten Calsoft , HCL and many more
 Placement during Pandemic:
1. 2019- 2020 batch - 58 out of 60
2. 2020- 2021 batch - 44 out of 45
 Fees for 2nd year – Rs 15000 Plus 18% GST
 Fees for 3rd year – 15000 Plus 18% GST
 Payment Mode: 3 Month Installment
 Who can Join : Pursuing 2nd year and 3rd year B.Tech in ECE & EEE and Pursing M.Tech 1st year in ECE & VLSI
 Mode of Working: Online & Offline during weekends and doubt session on weekdays (online) in late evening.

 Benefits (what candidates will achieved ):-

1. Candidates have to choose VLSI or Embedded in starting of the 2nd year or 3rd year.
2. Training Include Summer and winter training.
3. Training Including Summer Internship.
4. Candidates will be awarded certificates after the clearing the certifications.
5. Candidates can decide minor & major project for final year after this training.
6. Support in preparing resume.
7. Candidates can choose domain in 4th year for placement.

th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”

Mode of working – VLSI System Design

th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”

Course Content

Foundation Course – VLSI – Level 1

Course Structure for B.Tech 2nd year 3rd & 4th semester
Analog Hardware Circuit Design – Digital CPLD & FPGA Verilog - 4th Sem (30 Hrs)
Fundamentals & (30 Hrs)- 3rd Sem Introduction (30 hrs)- 4th
Circuit Sem
Implementation on
Tools (30 hrs) -3rd
Sem
 Introduction of  Hardware Design of Various  Introduction to FPGA  Introduction of RTL Flow.
VLSI Flow Combinational & sequential & CPLD  Introduction of Verilog.
 Introduction of Circuit.  Application of FPGA  Methodologies
network  Project 1: Hardware Design of 4 & CPLD  Gate Level
elements and its bit Sign Calculator and  Advantage &  Data Flow
properties. implementation on FPGA’s. Disadvantage of FPGA  Behavioural
 Understanding  Calculator Components like: & CPLD  Test Bench
the fundamental Adder, Subtractor, Multiplier,  CPLD & FPGA  FSM Modeling
of KCL, KVL, Divider, Comparator, Mux, Architecture  Synthesis
Source Demux, Encoder, Decoder, 2s  FPGA & FLOW  RTL Flow
Transformation, Complement etc.  Implementation on  Technology Flow
Resistance  Project 2: Hardware Design of 4 Various Interfaces  Implementation of all
equivalent, Star way traffic light control system like : combination & sequential
to Delta and and implementation on FPGA’s.  LED circuit on FPGA using
Delta to star  Traffic Light Components:  Seven Segment Verilog.
transformation, Latch, SR Latch, JK latch, JK FF, Decoder  LED Implementation of 4bit
and it’s DFF, TFF, Counters (  Development Board : Sign calculator on FPGA
numerical. Synchronous , Asynchronous , Nexys A7 , Artix 7 using Gate level Verilog
 Understanding of UP- Down , Odd –Even , Mod , series development  SSD Implementation of
Theorems like Johnson & Ripple, Shift board from Digilent Traffic Light Controller on
Thevinin, Norton, Registers (SISO, SIPO , PISO & inc. FPGA using Behavioural FSM
Super-position PIPO) Modeling using Verilog
and Maximum  Project 3: Hardware Design of  SSD Implementation of
Transfer different Led Pattern & Digital Clock on FPGA using
Theorem and it’s Implementation on FPGA’s. Verilog.
numerical.  Project 4: Hardware Design of  SSD Implementation of Stop
 Understanding FIFO & LIFO Implementation on watch on FPGA using Verilog
of RC circuit with FPGA’s.  SSD Implementation of Stop
different sources.  Project 4: Hardware Design of watch on FPGA using Verilog
 Introduction of Digital Clock and Stop watch &  Interface based Project:
Electronic Device Implementation on FPGA’s.  VGA Interface
circuit.  UART Interface
 Semiconductor  Key board Interface
material and its  LCD Interface
properties, Basic  Temperature Sensor
information of  Tool
Doping,
th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”
Diffusion,  Vivado
Conductivity,  ISE
Mobility of
material and
more on.
 Working of Diode
and its numerical
on the basis of
application.
 Introduction of
Bipolar Junction
Transistor and its
region of
operation in
terms of
numerical.
 Circuit designing
on tools and
analysis like DC
analysis, Power
analysis,
Transient
analysis,
Temperature
effect, Corner
frequency and
more on.

th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”

Foundation Course – VLSI – Level 1 & Level 2

Course Structure for B.Tech 3rd Year 5th & 6th semester
Analog Circuit Hardware Circuit Design – Digital HDL Programing – VHDL HDL Design : Verilog
Design (30 hrs) -5th (30 Hrs)- 5th Sem (30 Hrs ) - 6th Sem (30 Hrs) – 6th Sem
Sem
 Introduction of  Introduction to FPGA & CPLD  Introduction of RTL Flow  Introduction of RTL Flow.
VLSI Flow  Application of FPGA & CPLD  Introduction of VHDL  Introduction of Verilog.
 Introduction of  Advantage & Disadvantage of FPGA  Methodologies  Methodologies
network & CPLD  Structural Modeling  Gate Level
elements and  CPLD & FPGA Architecture  Data Flow Modeling  Data Flow
its properties.  FPGA & FLOW  Behavioural Modeling  Behavioural
 Understanding  Implementation on Various  Mixed Modeling  Test Bench
the Interfaces like :  Test bench  FSM Modeling
fundamental of  LED  FSM Modeling  Synthesis
KCL, KVL,  Seven Segment Decoder  Synthesis  RTL Flow
Source  Development Board: Nexys A7,  RTL Flow  Technology Flow
Transformation Artix 7 series development board  Technology Flow  Implementation of all
, Resistance from Digilent inc.  Enumerated Types combination &
equivalent, Star  Packages sequential circuit on
to Delta and  Project 1: Hardware Design of  Sub Programs FPGA using Verilog.
Delta to star different Led Pattern &  Function & Procedure  LED Implementation of
transformation, Implementation on FPGA’s.  Implementation of all 4bit Sign calculator on
and its  Project 2: Hardware Design of FIFO combination & sequential FPGA using Gate level
numerical. & LIFO Implementation on FPGA’s. circuit on FPGA using Verilog
 Understanding  Project 3: Hardware Design of VHDL.  SSD Implementation of
of Theorems Digital Clock and Stop watch &  LED Implementation of Traffic Light Controller
like Thevinin, Implementation on FPGA’s. 4bit Sign calculator on on FPGA using
Norton, Super- FPGA using Structural Behavioural FSM
position and Level Modeling. Modeling using Verilog
Maximum  SSD Implementation of  SSD Implementation of
Transfer Traffic Light Controller Digital Clock on FPGA
Theorem and on FPGA using using Verilog.
its numerical. Behavioural FSM  SSD Implementation of
 Understanding Modeling using VHDL. Stop watch on FPGA
of RC circuit  SSD Implementation of using Verilog
with different Digital Clock & Stop  Interface based Project:
sources. watches on FPGA using  VGA Interface
 Introduction of VHDL.  UART Interface
Electronic  Interface based Project:  Key board
Device circuit.  VGA Interface Interface
 Semiconductor  UART Interface  LCD Interface
material and its  Key board  Temperature
properties, Interface Sensor
Basic  LCD Interface
information of  Temperature
Doping,
th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”
Diffusion, Sensor
Conductivity,
Mobility of
material and
more on.
 Working of
Diode and its
numerical on
the basis of
application.
 Introduction of
Bipolar
Junction
Transistor and
its region of
operation in
terms of
numerical.
 MOS
fabrication
steps and
difference
between
MOSFET and
BJT.
 MOSFET
properties and
its numerical.
 Circuit
designing on
tools and
analysis like DC
analysis, Power
analysis,
Transient
analysis,
Temperature
effect, Corner
frequency and
more on.

th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”

Extra Module C Programming:-

Topic 1: Introduction to Principles of programming:- Introduction to Programming , Programing Domain : Scientific

Application , Business Applications, Artificial Intelligence, Systems Programming , Web Software Categories of
Programming Languages: Machine Level Languages, Assembly Level Languages , High Level Languages Programming
Design Methodologies : Top Down and Bottom UP Program Development Cycle with case study, Program Execution and
Translation Process ,Problem solving using Algorithms and Flowcharts, Performance Analysis and Measurements: Time
and Space complexity

Topic 2: Introduction to C Programming:-Features of C and its Basic Structure, Simple C programs, Constants, Integer
Constants, Real Constants, Character Constants, String Constants, Backslash Character Constants, Concept of an Integer
and Variable, Rules for naming Variables and assigning values to variables

Topic 3: Operators and Expressions:-Arithmetic Operators, Unary Operators, Relational and Logical Operators, The
Conditional Operator, Library Functions, Bitwise Operators, The Increment and Decrement Operators, The Size of
Operator, Precedence of operators.

Topic 4: Data Types and Input / Output Operators:-Floating-point Numbers, Converting Integers to Floating-point and
vice-versa, Mixed-mode Expressions, The type cast Operator, The type char, Keywords, Character Input and Output,
Formatted input and output, The gets() and puts() functions, Interactive Programming.

Topic 5 : Control Statements and Decision Making:-The goto statement, The if statement, The if-else statement, Nesting
of if statements, The conditional expression, The switch statement, The while loop, The do…while loop, The for loop, The
nesting of for loops, The break statement and continue statement.

Topic 6: Arrays and Strings:-One Dimensional Arrays, Passing Arrays to Functions, Multidimensional Arrays, Strings

Topic 7: Pointers – I:-Basics of Pointers, Pointers and One-dimensional Arrays, Pointer Arithmetic, Pointer Subtraction
and Comparison, Similarities between Pointers and One-dimensional Arrays.

Topic 8: Pointers – II:-Null pointers, Pointers and Strings, Pointers and two-dimensional arrays, Arrays of Pointers

Topic 9: Structures and Unions:-Basics of Structures, Arrays of Structures, Pointers to Structures, Self-referential
Structures, Unions.

Topic 10: Functions:-Function Philosophy, Function Basics, Function Prototypes, and Passing Parameters: Passing
Parameter by value and Passing Parameter by reference, passing string to function, Passing array to function, Structures
and Functions Recursion

Topic 11: Storage Classes:-Storage Classes and Visibility, Automatic or local variables, Global variables, Static variables,
External variables

th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”

Mode of working – Embedded System Design, AI & ML & PCB

th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”

Foundation Course – Embedded and PCB – Level 1

Course Structure for B.Tech 2nd year 3rd & 4th semester

Analog Fundamentals Hardware Circuit Design – Digital ELECTRONICS PARTS & APPLICATION
& Circuit (30 Hrs)- 3rd Sem EMBEDDED SYSTEM DEVELOPMENT
Implementation on (30 hrs)- 4th Sem - 4th Sem (30 Hrs)
Tools (30 hrs) -3rd
Sem
 Introduction of  Hardware Design of Various  RESISTOR  CREATION OF
network elements Combinational & sequential Circuit. EMBEDDED PROJECT
and its properties.  Project 1: Hardware Design of 4 bit  Carbon Film Resistor  how to write the
 Understanding Sign Calculator and implementation on  Metal Film Resistor Embedded code
the fundamental FPGA’s.  Wire Wound Resistor  How to Build and
of KCL, KVL,  Calculator Components like:  THROUGH HOLE TYPE Generate the
Source Adder, Subtractor, Multiplier, RESISTANCE Hex/Mot File
Transformation, Divider, Comparator, Mux, Demux,  SMT TYPE RESISTANCE  How to Program the
Resistance Encoder, Decoder, 2s Complement  SMT PACKAGES Microcontroller
equivalent, Star etc.  How to Read  How to Run the
to Delta and Delta  Project 2: Hardware Design of 4 way Resistance Value. Application.
to star traffic light control system and  DRIVERS/EXAMPLES :
transformation, implementation on FPGA’s.  CAPACITOR  LED Driving
and it’s  Traffic Light Components: Latch, SR  Electrolytic  Seven Segment
numerical. Latch, JK latch, JK FF, DFF, TFF,  Ceramic Display Interfacing
 Understanding of Counters ( Synchronous , 
 Film Sending the input
Theorems like Asynchronous , UP- Down , Odd –
 Poly signal
Thevinin, Norton, Even , Mod , Johnson & Ripple, 
 Application. Relay Driving
Super-position Shift Registers (SISO, SIPO , PISO &
  I2C Interfacing
and Maximum PIPO)
 DIODE  SPI Interfacing
Transfer Theorem  Project 3: Hardware Design of
and it’s  General Purpose Diode
different Led Pattern &
numerical. Implementation on FPGA’s.  Zener Diode
 Understanding of  Project 4: Hardware Design of FIFO &  Schottky Diode
RC circuit with LIFO Implementation on FPGA’s.  TRANSISTER
different sources.  Project 4: Hardware Design of Digital  PNP
 Introduction of Clock and Stop watch &  NPN
Electronic Device Implementation on FPGA’s.  MOSFET
circuit.  ENHANCEMENT
 Semiconductor MOSFET
material and its  DEPLETION MOSFET
properties, Basic
information of  POWER SUPPLY
Doping, Diffusion,  LINEAR
Conductivity,  SMPS
Mobility of
material and  Transformers
more on.  7805.
 Working of Diode  7812
and its numerical
th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”
on the basis of  Lm317.
application.  All logic gates and Their
 Introduction of IC.
Bipolar Junction
Transistor and its
region of
operation in
terms of
numerical.
 Circuit designing
on tools and
analysis like DC
analysis, Power
analysis, Transient
analysis,
Temperature
effect, Corner
frequency and
more on.

Foundation Course – Embedded and PCB – Level 1 & Level 2

Course Structure for B.Tech 3rd Year 5th & 6th semester
CIRCUIT SIMULATION Hardware Circuit Design – C Programming (30 Hrs) - 6th Python and AI/ML (40 Hrs) -
and BASICS OF PCB Digital Sem 6th Sem
DESIGN (30 Hrs ) -5th Sem (30 Hrs)- 5th Sem
 Circuit simulation on  Introduction to FPGA &  Introduction to Principles  Python Basics and Data
Bread board. CPLD of programming Structures
 Circuit simulation on  Application of FPGA &  Introduction to C  Libraries in Python
Tina-TI. CPLD Programming  NumPy and Numerical
 Introduction to PCB  Advantage & Operators and Expressions Computing
designing. Disadvantage of FPGA &  Data Types and Input /  Pandas and Data
 Introduction of CPLD Output Operators Manipulation
EAGLE (tool for PCB  CPLD & FPGA Architecture  Control Statements and  Matplotlib and Data
Designing.)  FPGA & FLOW Decision Making Visualization
 Introduction of  Implementation on  Arrays and Strings  ML basics
Schematic design. Various Interfaces like :  Pointers – I  What is Reinforcement
 Introduction to  LED  Pointers – II Learning?
selecting component  Seven Segment  Structures and Unions  Reinforcement Learning
from library. Decoder  Functions Framework
 Introduction to Board  Development Board:  Storage Classes  Linear Regression
design. Nexys A7, Artix 7 series  Logistic Regression
 Introduction of development board from  Decision Tree
EAGLE (Tool for PCB Digilent Inc.
Designing)
 Introduction of  Project 1: Hardware

th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737
 PinE TRAINING ACADEMY LLP
“Building Career is our Passion”
Schematic design. Design of different Led
 Introduction to Pattern & Implementation
selecting component on FPGA’s.
from library.  Project 2: Hardware
 Introduction to Board Design of FIFO & LIFO
design Implementation on
 Creating schematic FPGA’s.
File.  Project 3: Hardware
 Placing, editing, and Design of Digital Clock and
connecting parts and Stop watch &
Electrical symbols. Implementation on
 About library and FPGA’s.
Part.
 Connection between
electrical Symbols.
 Name and value.
 Adding and editing
 Graphical text.
 ERC checking

---------------------------------------------------------------End of Documents---------------------------------------------------------------

th
PinE Training Academy LLP Address- Care of- Aujus Technology Private Limited, C 56-28, 4 Floor, Sector 62, Noida, UP India
201301, Email – [email protected] website www.pinetrainingacademy.com, LLP Registration Number –AAK-5737