0% found this document useful (0 votes)
40 views4 pages

Digital Systems Design: Time Allotted: 3 Hrs Full Marks: 70

This document contains an exam for a digital systems design course, with multiple choice and long-form questions covering various topics: 1. The multiple choice section tests knowledge of binary numbers, logic gates, flip flops, Boolean algebra, converters and logic families. 2. The long-form questions involve designing circuits like full adders, comparators, parity generators, flip flops, counters, registers, converters and CMOS gates. 3. Students are required to answer all multiple choice questions and questions from 5 out of the 4 groups of long-form questions, covering topics on Boolean algebra, digital circuits, sequential circuits, and converters.

Uploaded by

Vikash Kumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
40 views4 pages

Digital Systems Design: Time Allotted: 3 Hrs Full Marks: 70

This document contains an exam for a digital systems design course, with multiple choice and long-form questions covering various topics: 1. The multiple choice section tests knowledge of binary numbers, logic gates, flip flops, Boolean algebra, converters and logic families. 2. The long-form questions involve designing circuits like full adders, comparators, parity generators, flip flops, counters, registers, converters and CMOS gates. 3. Students are required to answer all multiple choice questions and questions from 5 out of the 4 groups of long-form questions, covering topics on Boolean algebra, digital circuits, sequential circuits, and converters.

Uploaded by

Vikash Kumar
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

B.

TECH / IT/3RD SEM/ECEN 2002/2020


B.TECH/IT/3RD SEM/ECEN 2002/2020
DIGITAL SYSTEMS DESIGN
(ECEN 2002)
Time Allotted: 3 hrs Full Marks : 70

Figures out of the right margin indicate full marks.


Candidates are required to answer Group A and
any 5 (five) from Group B to E, taking at least one from each group.
Candidates are required to give answer in their own words as far as
practicable.
Group – A
(Multiple Choice Type Questions)

1. Choose the correct alternative for the following: 10 × 1 = 10

(i) The binary number 10101 is equivalent to decimal number …………..


(a) 19 (b) 12 (c) 27 (d) 21.
(ii) The inputs of a NAND Gate are connected together. The resulting
circuit is ………….
(a) OR Gate (b) AND Gate
(c) NOT Gate (d) None of the above.
(iii) The only function of NOT Gate is to ……………..
(a) Stop signal (b) Invert input signal
(c) Act as a Universal Gate (d) None of the above.
(iv) A device which converts BCD to seven segments is called ……..
(a) Encoder (b) Decoder
(c) Multiplexer (d) None of these.
(v) In the expression A + BC, the total number of Minterms will be ………
(a) 2 (b) 3 (c) 4 (d) 5.
(vi) A Full Adder can be made out of …………
(a) Two Half Adders
(b) Two Half Adders and an OR Gate
(c) Two Half Adders and a NOT Gate
(d) Three Half Adders.

ECEN 2002 1
B.TECH / IT/3RD SEM/ECEN 2002/2020

(vii) The basic storage element in a digital system is ………….


(a) Flip Flop (b) Counter
(c) Multiplexer (d) Encoder.
(viii) Don’t care conditions can be used for simplifying Boolean expressions
in___________
(a) Registers (b) Terms
(c) K-maps (d) Latches
(ix) The speed of conversion is maximum in
(a) Successive-Approximation A/D Converter
(b) Parallel-Comparative A/D Converter
(c) Counter Ramp A/D Converter
(d) Dual-Slope A/D Converter.
(x) Which of the following is the fastest logic?
(a)TTL (b)ECL (c)CMOS (d)LSI

Group – B

2. (a) (i) State the distributive property of Boolean algebra.


(ii) Prove that ABC + ABC' + AB'C + A'BC = AB + AC + BC

(b) (i) Design XNOR Gate using NAND Gates only.


(ii) Design a full subtractor circuit using logic gates.
5 + 7 = 12
3. (a) Draw the logic diagram of full adder and explain its operation.
(b) Using 8 to 1 multiplexer, realize the Boolean function
T = f(w, x, y, z) = Σ(0,1,2,4,5,7,8,9,12,13)
6 + 6 = 12
Group – C
4. (a) Implement a 2-Bit Comparator Circuit.
(b) Explain the BCD number and Implement a BCD Adder Circuit.
5 + 7 = 12
5. (a) Implement a 9-Bit Odd/Even Parity Generator-cum-Checker Circuit.
(b) Briefly describe the design of SRAM and DRAM.
4 + 8 = 12

ECEN 2002 2
B.TECH / IT/3RD SEM/ECEN 2002/2020
Group – D

6. (a) (i) Distinguish between a combinational logic circuit and a


sequential logic circuit.
(ii) Define Flip flop.
(b) Realize a JK flip flop using SR flip flop.
4 + 8 = 12
7. (a) Design a 4-Bit Synchronous Up and Down Counter.
(b) Design a Four‐bit register using D Flip Flop.
6 + 6 = 12
Group – E

8. (a) Design a 4-Bit R-2R Ladder Type Digital-to-Analog Converter.


(b) Design a 4-Bit Flash Type Analog-to-Digital Converter.
6 + 6 = 12

9. (a) Explain the point/points of Superiority of CMOS Logic over other Logic
Families.
(b) Design a PMOS NOR and a NAND gate.
4 + 8 = 12

Department
Submission Link
& Section
IT https://classroom.google.com/c/MTg0NTYwNzA0ODUy/a/Mjc0MDY4MTk1MzAy/details

Department
Submission Link (Backlog)
& Section
IT https://classroom.google.com/c/Mjg2Mjg3NjI1MDg2?cjc=ueqyxmy

ECEN 2002 3
B.TECH / IT/3RD SEM/ECEN 2002/2020

ECEN 2002 4

You might also like