This Study Resource Was: Chapter No 2 The Microprocessor
This Study Resource Was: Chapter No 2 The Microprocessor
THE MICROPROCESSOR
m
8. Will an overflow occur if a signed FFH is added to a signed 01H?
er as
A. No, if you add +1 and –1 you have zero, which is a
co
valid number.
eH w
9. A number that contains 3 one bits is said to have _________ parity.
A. Odd
o.
10. Which flag bit controls the INTR pin on the microprocessor?
A. The I-flag. rs e
ou urc
11. Which microprocessors contain an FS segment register?
A. The 80386 through the Core2
12. What is the purpose of a segment register in the real mode operation of the
o
address in
vi y re
(b) 1234H
(c) 2300H
ar stu
(d) E000H
(e) AB00H
A. (a) 10000H—1FFFFH (b) 12340H—2233FH (c) 23000H—32FFFH (d) E0000H—
is
This study source was downloaded by 100000786086520 from CourseHero.com on 07-28-2021 22:50:55 GMT -05:00
https://www.coursehero.com/file/68941332/Chapter-2-1docx/
CHAPTER NO 2
THE MICROPROCESSOR
A. 100000H
16. Which register or registers are used as an offset address for the string instruction
destination
in the microprocessor?
A. DI
17. Which 32-bit register or registers are used to hold an offset address for data segment
data in
the Pentium 4 microprocessor?
A. EAX, EBX, ECX, EDX, EBP, ESI, and EDI
18. The stack memory is addressed by a combination of the _________ segment plus
_________ offset.
A. SS plus either SP or ESP
19. If the base pointer (BP) addresses memory, the _________ segment contains the data.
A. Stack
20. Determine the memory location addressed by the following real mode 80286 register
m
combinations:
er as
(a) DS = 1000H and DI = 2000H
co
(b) DS = 2000H and SI = 1002H
eH w
(c) DS = A000H and BX = 1000H
(d) SS = 2300H and BP = 3200H
o.
(e) SS = 2900H and SP = 3A00H
rs e
A. (a) 12000H (b) 21002H (c) A1000H (d) 26200H
ou urc
(e) 2CA00H
21. Determine the memory location addressed by the following real mode Core2 register
combinations:
o
22. Protected mode memory addressing allows access to which area of the memory in the
80286
ar stu
microprocessor?
A. All 16M bytes
23. Protected mode memory addressing allows access to which area of the memory in the
Pentium 4 microprocessor?
is
24. What is the purpose of the segment register in protected mode memory addressing?
A. The segment register is a selector that selects the
descriptor from a descriptor table. It also sets privilege level of the request and chooses
either the global
sh
or local table.
25. How many descriptors are accessible in the global descriptor table in the protected
mode? A. 8,192
26. For an 80286 descriptor that contains a base address of A00000H and a limit of 1000H,
what
starting and ending locations are addressed by this descriptor?
A. A00000H–A01000H
This study source was downloaded by 100000786086520 from CourseHero.com on 07-28-2021 22:50:55 GMT -05:00
https://www.coursehero.com/file/68941332/Chapter-2-1docx/
CHAPTER NO 2
THE MICROPROCESSOR
27. For a Core2 descriptor that contains a base address of 01000000H, a limit of 0FFFFH,
and
, what starting and ending locations are addressed by this descriptor?
A. 01000000H—0100FFFFH
28. For a Core2 descriptor that contains a base address of 00280000H, a limit of 00010H,
and
G = 1, what starting and ending locations are addressed by this descriptor?
G=0
DS = 1239H and EDX = 0000A900H
SS = 8000H and ESP = 00009000H
DS = C000H and ESI = 0000A000H
DS = 1A00H and ECX = 00002000H
DS = 2000H and EAX = 00003000H
SS = 2900H and SP = 3A00H
DS = A000H and BX = 1000H
SS = 2300H and BP = 3200H
m
DS = 2000H and SI = 1002H
er as
DS = 1000H and DI = 2000H
co
CS = 3456H and IP = ABCDH
eH w
CS = 1A00H and IP = B000H
CS = 2300H and IP = 1A00H
o.
CS = 2000H and IP = 1000H
CS = 1000H and IP = 2000H rs e
ou urc
A. 00280000H–00290FFFH
29. If the DS register contains 0020H in a protected mode system, which global descriptor
table
o
entry is accessed?
A. 4
aC s
A. 3
31. If in a protected mode system, which entry, table, and requested privilege
level are selected?
A. Descriptor 20H, local table, a privilege ring 1
ed d
32. What is the maximum length of the global descriptor table in the Pentium 4
ar stu
microprocessor? A. 64K
33. Code a descriptor that describes a memory segment that begins at location 210000H
and
ends at location 21001FH. This memory segment is a code segment that can be read. The
is
A. ------------
34. Code a descriptor that describes a memory segment that begins at location 03000000H
and
ends at location 05FFFFFFH. This memory segment is a data segment that grows upward in
sh
the memory system and can be written. The descriptor is for a Pentium 4 microprocessor
A. 0000 0011 1101 0000
1001 0010 0000 0000
0000 0000 0000 0000
0010 1111 1111 1111
35. Which register locates the global descriptor table?
A. GDTR
This study source was downloaded by 100000786086520 from CourseHero.com on 07-28-2021 22:50:55 GMT -05:00
https://www.coursehero.com/file/68941332/Chapter-2-1docx/
CHAPTER NO 2
THE MICROPROCESSOR
36. How is the local descriptor table addressed in the memory system?
A. Through a descriptor stored in the global table
37. Describe what happens when a new number is loaded into a segment register when the
microprocessor is operated in the protected mode.
A. The internal cache is loaded with the base address, offset address, and access
rights byte
38. What are the program-invisible registers?
A. The program invisible registers are the cache portions
of the segment registers and also the GDTR, LDTR,
and IDTR registers.
39. What is the purpose of the GDTR?
A. The GDTR address the Global Descriptor Table
40. How many bytes are found in a memory page?
A. 4K
41. What register is used to enable the paging mechanism in the 80386, 80486, Pentium,
m
Pentium Pro, Pentium 4, and Core2 microprocessors?
er as
A. 4,096
co
42. How many 32-bit addresses are stored in the page directory?
eH w
A. 1024
43. Each entry in the page directory translates how much linear memory into physical
o.
memory? A. 4M
rs e
44. If the microprocessor sends linear address 00200000H to the paging mechanism, which
ou urc
paging directory entry is accessed, and which page table entry is accessed?
A. Entry zero or the first entry
45. What value is placed in the page table to redirect linear address 20000000H to physical
o
address 30000000H?
aC s
A. 30000000H
vi y re
46. What is the purpose of the TLB located within the Pentium class microprocessor?
A. The TLB caches the most recent memory accesses
through the paging mechanism.
47. Using the Internet, write a short report that details the TLB. Hint: You might want to go to
ed d
48. Locate articles about paging on the Internet and write a report detailing how paging is
used
in a variety of systems
is
A. The flat mode memory system is used with 64-bit operation of the Core2
50. A flat mode memory system in the current version of the 64-bit Pentium 4 and Core2
allow
these microprocessors to access _________ bytes of memory.
sh
A. 1T
This study source was downloaded by 100000786086520 from CourseHero.com on 07-28-2021 22:50:55 GMT -05:00
https://www.coursehero.com/file/68941332/Chapter-2-1docx/
Powered by TCPDF (www.tcpdf.org)