®

RT8856

Multi-Phase PWM Controller for CPU Core Power Supply

General Description Features
The RT8856 is a single/dual phase PWM controller with  1/2 Phase PWM Controller with 2 Integrated
two integrated MOSFET drivers. Moreover, it is compliant MOSFET Drivers
with Intel IMVP6.5 Voltage Regulator Specification to fulfill  IMVP6.5 Compatible Power Management States
its mobile CPU Vcore power supply requirements. The (DPSRLVR, PSI, Extended Deeper Sleep Mode)
RT8856 adopts NAVPTM (Native AVP) which is Richtek's  NAVP (Native AVP) Topology
proprietary topology derived from finite DC gain  7-bit DAC
compensator peak current mode, making it an easy setting  0.8% DAC Accuracy
PWM controller that meets all Intel AVP (Active Voltage  Fixed VBOOT (1.1V)
Positioning) mobile CPU requirements.  Differential Remote Voltage Sensing
 Programmable Output Transition Slew Rate Control
The output voltage of the RT8856 is set by 7-bit VID code.
 Accurate Current and Thermal Balance
The built-in high accuracy DAC converts the VID code
 System Thermal Compensation AVP
ranging from 0V to 1.5V with 12.5mV per step. The system
 Ringing Free Mode at Light Load Conditions
accuracy of the controller can reach 1.5%. The part
 Fast Transient Response
supports VID on-the-fly and mode change on-the-fly
 Power Good
functions that are fully compliant with IMVP6.5
 Clock Enable Output
specification. It operates in single phase, dual phase and
 Thermal Throttling
RFM. It can reach up to 90% efficiency in different modes
 Current Monitor Output
according to different loading conditions. The droop load
 Switching Frequency up to 1MHz Per Phase
line can be easily programmed by setting the DC gain of
 OVP, UVP, NVP, OCP, OTP, UVLO
the error amplifier. With proper compensation, the load
 40-Lead WQFN Package
transient can achieve optimized AVP performance. This
 RoHS Compliant and Halogen Free
chip controls soft-start and output transition slew rate via
a capacitor. It supports both DCR and sense resistor
Ordering Information
current sensing. The current mode NAVPTM topology with
RT8856
high accuracy current sensing amplifier well balances the
Package Type
RT8856's channel currents.
QW : WQFN-40L 6X6 (W-Type)
The RT8856 provides power good, clock enabling and (Exposed Pad-Option 1)
thermal throttling output signals for IMVP6.5 specification. Lead Plating System
It also features complete fault protection functions G : Green (Halogen Free and Pb Free)
including over voltage, under voltage, negative voltage, over Note :

current, thermal shutdown, and under voltage lockout. Richtek products are :
 RoHS compliant and compatible with the current require-
The RT8856 is available in a WQFN-40L 6x6 small foot
ments of IPC/JEDEC J-STD-020.
print package.
 Suitable for use in SnPb or Pb-free soldering processes.

Applications
 IMVP6.5 Core Supply
 Multi-phase CPU Core Supply
 AVP Step-Down Converter
 Notebook/ Desktop Computer/ Servers

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

1
RT8856
Marking Information Pin Configurations
RT8856GQW : Product Number (TOP VIEW)
RT8856 YMDNN : Date Code

ISEN2_N
PGOOD

OCSET

BOOT2
CLKEN
GQW

ISEN2
VRTT
VCC
TON

NTC
YMDNN
40 39 38 37 36 35 34 33 32 31
DPRSLPVR 1 30 UGATE2
VRON 2 29 PHASE2
FS 3 28 PGND2
CM 4 27 LGATE2
CMSET 5 26 PVCC
GND
VID6 6 25 LGATE1
VID5 7 24 PGND1
VID4 8 23 PHASE1
41
VID3 9 22 UGATE1
VID2 10 21 BOOT1
11 12 13 14 15 16 17 18 19 20

COMP
FB
VSEN
RGND
SOFT

ISEN1_N
ISEN1
VID1
VID0
PSI
WQFN-40L 6x6

Typical Application Circuit

VIN
5V 7V to 24V
R1

C1
RT8856
38 26
VCC VCC PVCC C2
12 R2 C4
C3 VID0 VID0 BOOT1 21
Q1
11 VID1 UGATE1 22
VID1
10 R3 L1
VID2 VID2 PHASE1 23
VID3 9 Q2
VID3
3.3V LGATE1 25 R4 R5 D1 R6 C6
8 VID4
VID4 24
PGND1 C5
7 VID5
VID5
R7 R8 19
6 ISEN1
VID6 VID6
Vccp
13 ISEN1_N 20
PSI PSI VIN C7
31 R9 C9 7V to 21V
1 BOOT2 Q3 C8
DPRSLPVR DPRSLPVR
R11 VRON 2 UGATE2 30
VRON R10 L2
40 29
PWRGD PGOOD PHASE2 VOUT
39 R12 Q4
CLKEN CLKEN LGATE2 27 R13 D2 R14 C10
36
VRTT C11
VRTT 4 CM PGND2 28 C9
CM
37 R16 R17
C12 R15 R18 5 CMSET TON VIN
C13
CPU VSS SENSE 16 VSEN
33
15 FB ISEN2
C14 32
ISEN2_N
C15 R19
SOFT 18 C16
R20 R21 R22 R23 14 C17
VOUT COMP RGND 17 CPU VSS SENSE
NTC1 NTC 35
R24 C18 R26 R27 R28
CPU VCC SENSE
3
FS OCSET 34 VCC
GND NTC2
R25 41 (Exposed pad) R29

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

2
 RT8856
Table 1. IMVP6.5 VID code table
VID6 VID5 VID4 VID3 VID2 VID1 VID0 Output VID6 VID5 VID4 VID3 VID2 VID1 VID0 Output
0 0 0 0 0 0 0 1.5000V 0 1 0 0 0 0 1 1.0875V
0 0 0 0 0 0 1 1.4875V 0 1 0 0 0 1 0 1.0750V
0 0 0 0 0 1 0 1.4750V 0 1 0 0 0 1 1 1.0625V
0 0 0 0 0 1 1 1.4625V 0 1 0 0 1 0 0 1.0500V
0 0 0 0 1 0 0 1.4500V 0 1 0 0 1 0 1 1.0375V
0 0 0 0 1 0 1 1.4375V 0 1 0 0 1 1 0 1.0250V
0 0 0 0 1 1 0 1.4250V 0 1 0 0 1 1 1 1.0125V
0 0 0 0 1 1 1 1.4125V 0 1 0 1 0 0 0 1.0000V
0 0 0 1 0 0 0 1.4000V 0 1 0 1 0 0 1 0.9875V
0 0 0 1 0 0 1 1.3875V 0 1 0 1 0 1 0 0.9750V
0 0 0 1 0 1 0 1.3750V 0 1 0 1 0 1 1 0.9625V
0 0 0 1 0 1 1 1.3625V 0 1 0 1 1 0 0 0.9500V
0 0 0 1 1 0 0 1.3500V 0 1 0 1 1 0 1 0.9375V
0 0 0 1 1 0 1 1.3375V 0 1 0 1 1 1 0 0.9250V
0 0 0 1 1 1 0 1.3250V 0 1 0 1 1 1 1 0.9125V
0 0 0 1 1 1 1 1.3125V 0 1 1 0 0 0 0 0.9000V
0 0 1 0 0 0 0 1.3000V 0 1 1 0 0 0 1 0.8875V
0 0 1 0 0 0 1 1.2875V 0 1 1 0 0 1 0 0.8750V
0 0 1 0 0 1 0 1.2750V 0 1 1 0 0 1 1 0.8625V
0 0 1 0 0 1 1 1.2625V 0 1 1 0 1 0 0 0.8500V
0 0 1 0 1 0 0 1.2500V 0 1 1 0 1 0 1 0.8375V
0 0 1 0 1 0 1 1.2375V 0 1 1 0 1 1 0 0.8250V
0 0 1 0 1 1 0 1.2250V 0 1 1 0 1 1 1 0.8125V
0 0 1 0 1 1 1 1.2125V 0 1 1 1 0 0 0 0.8000V
0 0 1 1 0 0 0 1.2000V 0 1 1 1 0 0 1 0.7875V
0 0 1 1 0 0 1 1.1875V 0 1 1 1 0 1 0 0.7750V
0 0 1 1 0 1 0 1.1750V 0 1 1 1 0 1 1 0.7625V
0 0 1 1 0 1 1 1.1625V 0 1 1 1 1 0 0 0.7500V
0 0 1 1 1 0 0 1.1500V 0 1 1 1 1 0 1 0.7375V
0 0 1 1 1 0 1 1.1375V 0 1 1 1 1 1 0 0.7250V
0 0 1 1 1 1 0 1.1250V 0 1 1 1 1 1 1 0.7125V
0 0 1 1 1 1 1 1.1125V 1 0 0 0 0 0 0 0.7000V
0 1 0 0 0 0 0 1.1000V 1 0 0 0 0 0 1 0.6875V

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

3
RT8856
VID6 VID5 VID4 VID3 VID2 VID1 VID0 Output VID6 VID5 VID4 VID3 VID2 VID1 VID0 Output
1 0 0 0 0 1 0 0.6750V 1 1 0 0 0 0 1 0.2875V
1 0 0 0 0 1 1 0.6625V 1 1 0 0 0 1 0 0.2750V
1 0 0 0 1 0 0 0.6500V 1 1 0 0 0 1 1 0.2625V
1 0 0 0 1 0 1 0.6375V 1 1 0 0 1 0 0 0.2500V
1 0 0 0 1 1 0 0.6250V 1 1 0 0 1 0 1 0.2375V
1 0 0 0 1 1 1 0.6125V 1 1 0 0 1 1 0 0.2250V
1 0 0 1 0 0 0 0.6000V 1 1 0 0 1 1 1 0.2125V
1 0 0 1 0 0 1 0.5875V 1 1 0 1 0 0 0 0.2000V
1 0 0 1 0 1 0 0.5750V 1 1 0 1 0 0 1 0.1875V
1 0 0 1 0 1 1 0.5625V 1 1 0 1 0 1 0 0.1750V
1 0 0 1 1 0 0 0.5500V 1 1 0 1 0 1 1 0.1625V
1 0 0 1 1 0 1 0.5375V 1 1 0 1 1 0 0 0.1500V
1 0 0 1 1 1 0 0.5250V 1 1 0 1 1 0 1 0.1375V
1 0 0 1 1 1 1 0.5125V 1 1 0 1 1 1 0 0.1250V
1 0 1 0 0 0 0 0.5000V 1 1 0 1 1 1 1 0.1125V
1 0 1 0 0 0 1 0.4875V 1 1 1 0 0 0 0 0.1000V
1 0 1 0 0 1 0 0.4750V 1 1 1 0 0 0 1 0.0875V
1 0 1 0 0 1 1 0.4625V 1 1 1 0 0 1 0 0.0750V
1 0 1 0 1 0 0 0.4500V 1 1 1 0 0 1 1 0.0625V
1 0 1 0 1 0 1 0.4375V 1 1 1 0 1 0 0 0.0500V
1 0 1 0 1 1 0 0.4250V 1 1 1 0 1 0 1 0.0375V
1 0 1 0 1 1 1 0.4125V 1 1 1 0 1 1 0 0.0250V
1 0 1 1 0 0 0 0.4000V 1 1 1 0 1 1 1 0.0125V
1 0 1 1 0 0 1 0.3875V 1 1 1 1 0 0 0 0.0000V
1 0 1 1 0 1 0 0.3750V 1 1 1 1 0 0 1 0.0000V
1 0 1 1 0 1 1 0.3625V 1 1 1 1 0 1 0 0.0000V
1 0 1 1 1 0 0 0.3500V 1 1 1 1 0 1 1 0.0000V
1 0 1 1 1 0 1 0.3375V 1 1 1 1 1 0 0 0.0000V
1 0 1 1 1 1 0 0.3250V 1 1 1 1 1 0 1 0.0000V
1 0 1 1 1 1 1 0.3125V 1 1 1 1 1 1 0 0.0000V
1 1 0 0 0 0 0 0.3000V 1 1 1 1 1 1 1 0.0000V

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

4
 RT8856
Functional Pin Description
Pin No. Pin Name Pin Function
Deeper Sleep Mode Signal. Together with PSI, the combination of these two pins
1 DPRSLPVR
indicates the power management states.
2 VRON Voltage Regulator Enabler.
Frequency Setting. Connect this pin with a resistor to ground to set the operating
3 FS
frequency.
Current Monitor Output. This pin outputs a voltage proportional to the output
4 CM
current.
Current Monitor Output Gain Externally Setting. Connect this pin with one resistor
5 CMSET to VSEN while CM pin is connected to ground with another resistor. The current
monitor output gain can be set by the ratio of these two resistors.
Voltage ID. DAC voltage identification inputs for IMVP6.5.
6 to 12 VID[6:0] The logic threshold is 30% of VCCP as the maximum value for low state and 70%
of VCCP as the minimum value for the high state. VCCP is 1.05V.
Power Status Indicator II. Together with DPRSLPVR, the combination of these two
13 PSI
pins indicates the power management states.
14 COMP Compensation. This pin is the output node of the error amplifier.
15 FB Feedback. This is the negative input node of the error amplifier.
Positive Voltage Sensing Pin. This pin is the positive node of the differential
16 VSEN
voltage sensing.
Return Ground. This pin is the negative node of the differential remote voltage
17 RGND
sensing.
Soft-Start. This pin provides soft-start function and slew rate control. The
capacitance of the slew rate control capacitor is restricted to be larger than 10nF.
18 SOFT The feedback voltage of the converter follows the ramping voltage on the SOFT pin
during soft-start and other voltage transitions according to different modes of
operation and VID change.
19 ISEN1 Positive Input of Phase1 Current Sense.
20 ISEN1_N Negative Input of Phase1 Current Sense.
Bootstrap Power Pin of Phase1. This pin powers the high side MOSFET drivers.
21 BOOT1 Connect this pin to the junction of the bootstrap capacitor with the cathode of the
bootstrap diode. Connect the anode of the bootstrap diode to the PVCC pin.
22 UGATE1 Upper Gate Drive of Phase1. This pin drives the gate of the high side MOSFETs.
Return Node of Phase1 High Side Driver. Connect this pin to high side MOSFET
23 PHASE1
sources together with the low side MOSFET drains and the inductor.
24 PGND1 Driver Ground of Phase1.
25 LGATE1 Lower Gate Drive of Phase1. This pin drives the gate of the low side MOSFETs.
26 PVCC Driver Power.
27 LGATE2 Lower Gate Drive of Phase2. This pin drives the gate of the low side MOSFETs.
28 PGND2 Driver Ground of Phase2.
Return Node of Phase2 High Side Driver. Connect this pin to high side MOSFET
29 PHASE2
sources together with the low side MOSFET drains and the inductor.

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

5
RT8856
Pin No. Pin Name Pin Function
Upper Gate Drive of Phase2. This pin drives the gate of the high side
30 UGATE2
MOSFETs.
Bootstrap Power Pin of Phase2. This pin powers the high side MOSFET drivers.
31 BOOT2 Connect this pin to the junction of the bootstrap capacitor with the cathode of the
bootstrap diode. Connect the anode of the bootstrap diode to the PVCC pin.
32 ISEN2_N Negative Input of Phase2 Current Sense.
33 ISEN2 Positive input of Phase2 Current Sense.
Over Current Protection Setting. Connect a resistive voltage divider from VCC to
34 OCSET ground and connect the joint of the voltage divider to the OCSET pin. The
voltage, VOCSET, determines the over current threshold, ILIM.
Thermal Detection Input for VRTT Circuit. Connect this pin with a resistive
35 NTC voltage divider from VCC using NTC on the top to set the thermal management
threshold level.
Voltage Regulator Thermal Throttling. This open-drain output pin indicates the
36 VRTT
temperature exceeding the preset level when it is pulled low.
Connect this pin to VIN with one resistor. This resistor value sets the ripple size
37 TON
in ringing free mode.
38 VCC Chip Power.
Inverted Clock Enable. This open-drain pin is an output indicating the start of the
39 CLKEN
PLL locking of the clock chip.
40 PGOOD Power Good Indicator.
Ground. The exposed pad must be soldered to a large PCB and connected to
41 (Exposed Pad) GND
GND for maximum power dissipation.

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

6
 DS8856-04 August 2014
NTC VRTT CLKEN PGOOD VRON VCC DPRSLPVR PSI OCSET TON FS

VCC FB

+ Power On Reset Ringing

Mode OCP OSC
& Free
Function Block Diagram

- Selection Setting
Central Logic Mode

BOOT1
GND UGATE1
NVP Trip +
+ PHASE1
Point
- - PVCC

Copyright © 2014 Richtek Technology Corporation. All rights reserved.

1.2V LGATE1
+ + Driver
OVP Trip - PGND1
- Logic
VID0 Point BOOT2
MUX + Control
VID1 + OTP UGATE2
VID2 UVP Trip -
VID3 DAC - PWMCP PHASE2
Point
VID4 +
VID5
VID6 - LGATE2
PWMCP PGND2
SOFT
RGND
START 1/2
+ ISEN1_N
ERROR 20
- ISEN1
AMP
SOFT +
Offset Cancellation + ONE_PHASE
FB -
+ ISEN2_N
COMP 20
- ISEN2
VSEN
CM
CM
CMSET

is a registered trademark of Richtek Technology Corporation.

www.richtek.com
7
RT8856
RT8856
Absolute Maximum Ratings (Note 1)
 VCC to GND ------------------------------------------------------------------------------------------------ −0.3V to 6.5V
 RGND, PGNDx to GND ---------------------------------------------------------------------------------- −0.3V to 0.3V
 VIDx to GND ------------------------------------------------------------------------------------------------ −0.3V to (VCC + 0.3V)
 PSI, VRON to GND --------------------------------------------------------------------------------------- −0.3V to (VCC + 0.3V)
 PGOOD, CLKEN, VRTT to GND ----------------------------------------------------------------------- −0.3V to (VCC + 0.3V)
 VSEN, FB, COMP, SOFT, FS, OCSET, CM, CMSET, NTC to GND --------------------------- −0.3V to (VCC + 0.3V)
 ISENx, ISEN1_N, ISEN2_N to GND ----------------------------------------------------------------- −0.3V to (VCC + 0.3V)
 PVCC to PGNDx ------------------------------------------------------------------------------------------ −0.3V to 6.5V
 LGATEx to PGNDx --------------------------------------------------------------------------------------- −0.3V to (PVCC + 0.3V)
 PHASEx to PGNDx -------------------------------------------------------------------------------------- −3V to 28V
 BOOTx to PHASEx --------------------------------------------------------------------------------------- −0.3V to 6.5V
 UGATEx to PHASEx ------------------------------------------------------------------------------------- −0.3V to (BOOTx − PHASEx)
 PGOOD ------------------------------------------------------------------------------------------------------ −0.3V to (VCC + 0.3V)
 Power Dissipation, PD @ TA = 25°C
WQFN−40L 6x6 -------------------------------------------------------------------------------------------- 2.941W
 Package Thermal Resistance (Note 2)
WQFN-40L 6x6, θJA --------------------------------------------------------------------------------------- 34°C/W
WQFN-40L 6x6, θJC -------------------------------------------------------------------------------------- 6°C/W
 Junction Temperature ------------------------------------------------------------------------------------- 150°C
 Lead Temperature (Soldering, 10 sec.) --------------------------------------------------------------- 260°C
 Storage Temperature Range ---------------------------------------------------------------------------- −65°C to 150°C
 ESD Susceptibility (Note 3)
HBM (Human Body Mode) ------------------------------------------------------------------------------ 2kV
MM (Machine Mode) -------------------------------------------------------------------------------------- 200V

Recommended Operating Conditions (Note 4)

 Supply Voltage, VCC -------------------------------------------------------------------------------------- 4.5V to 5.5V
 Battery Voltage, VIN -------------------------------------------------------------------------------------- 7V to 24V
 Junction Temperature Range ---------------------------------------------------------------------------- −40°C to 125°C
 Ambient Temperature Range ---------------------------------------------------------------------------- −40°C to 85°C

Electrical Characteristics
(VCC = 5V, TA = 25°C, unless otherwise specified)
Parameter Symbol Test Conditions Min Typ Max Unit
Supply Input
RFS = 33k, VVRON = 3.3V,
Supply Current I VCC + IPVCC -- -- 10 mA
Not Switching
Shutdown Current I CC + IPVCC VVRON = 0V -- -- 5 A

Soft-Start/Slew Rate Control (based on 10nF CSS)

Soft-Start / Soft-Shutdown I SS1 VSOFT = 1.5V 16 20 24 A
Deeper Sleep Exit/VID
I SS2 VSOFT = 1.5V 80 100 120 A
Change Slew Current

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

8
 RT8856
Parameter Symbol Test Conditions Min Typ Max Unit
Oscillator
Frequency f OSC RFS = 33k, VDAC > 1.05 270 300 330 kHz
Frequency
Variation RFS = 5k to 50k 20 -- 20 %
Frequency Range Per phase 200 -- 1000 kHz
Maximum Duty Cycle Per phase -- 50 -- %
FS pin Output Voltage VFS RFS = 33k, VDAC > 1.05 1 1.05 1.1 V
Reference and DAC
VDAC = 0.7500  1.5000
0.8 0 0.8 %VID
DC Accuracy VFB (No Load, Active Mode )
VDAC = 0.5000 0.7500 7.5 0 7.5 mV
Boot Voltage VBOOT 1.089 1.1 1.111 V
Error Amplifier
DC Gain RL = 47k 70 80 -- dB
Gain-Bandwidth Product GBW CLOAD = 5pF -- 10 -- MHz
CLOAD = 10pF (Gain = 4,
Slew Rate SR -- 5 -- V/s
RF = 47k, VOUT = 0.5V 3V)
Output Voltage Range VCOMP RL = 47k 0.5 -- 3.6 V
MAX Source/Sink Current IOUTEA VCOMP = 2V -- 250 -- A
Current Sense Amplifier
Input Offset Voltage VOSCS 1 -- 1 mV
Impedance at Neg. Input RISENx_N 1 -- -- M
Impedance at Pos. Input RISENx 1 -- -- M
DC Gain AI -- 10 -- V/V
Input Range VISENx_IN 50 -- 100 mV
RFM TON Setting
TON Pin Output Voltage VTON RTON = 80k, VTON = VDAC = 0.75V 5 0 5 %
DEM ON-Time Setting tON IRTON = 80A -- 350 -- ns
RTON Current Range IRTON 25 -- 280 A
Protection
Under Voltage Lockout
VUVLO Falling edge 4.1 4.3 4.5 V
Threshold
Under Voltage Lockout
VUVLO -- 200 -- mV
Threshold Hysteresis
Absolute Over Voltage
VOVABS (With respect to 1.5V, ±50mV) 1.45 1.5 1.55 V
Protection Threshold
Relative Over Voltage
VOV (With respect to VVID, ±50mV) 150 200 250 mV
Protection Threshold
Measured at VSEN with respect to
Under Voltage Protection
VUV unloaded output voltage (UOV) 350 300 250 mV
Threshold
(for 0.8 < UOV < 1.5)
Negative Voltage Measured at VSEN with respect to
VNV 100 -- -- mV
Protection Threshold GND

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

9
RT8856
Parameter Symbol Test Conditions Min Typ Max Unit
 (VISENx VISENx_N) / N,
Current Limit Threshold Voltage
VILIM VOCSET = 0.625V, 23 25 27 mV
(Average)
VILIMT(nom) = 25mV
Current Limit Threshold Voltage
VILIM_PH VILIMITPH / VILIMIT -- 150 -- %
(per phase)
Thermal Shutdown Threshold TSD -- 160 -- °C
Thermal Shutdown Hysteresis TSD -- 10 -- °C
Logic Inputs
VRON Input Threshold Logic-High VIH With respect to 3.3V, 70% 2.31 -- --
V
Voltage Logic-Low VIL With respect to 3.3V, 30% -- -- 0.99
Leakage Current of VRON 1 -- 1 A
DAC (VID0  VID6), Logic-High VIH With respect to 1.1V, 70% 0.77 -- --
PSI and DPRSLPVR V
Input Threshold Voltage Logic-Low VIL With respect to 1.1V, 30% -- -- 0.33
Leakage Current of DAC (VID0 
VID6), PSI and DPRSLPVR 1 -- 1 A

Power Good
PGOOD Threshold VTH_PGOOD -- 1 -- V
PGOOD Low Voltage VPGOOD I PGOOD = 4mA -- -- 0.4 V
PGOOD Delay tPGOOD CLKEN Low to PGOOD High 3 -- 20 ms
Clock Enable
CLKEN Low Voltage VCLKEN I CLKEN = 4mA -- -- 0.4 V
Thermal Throttling
Measure at NTC with respect
Thermal Throttling Threshold VOT -- 80 -- %VDD
to VCC
Thermal Throttling Threshold
VOT_HY At VCC = 5V -- 100 -- mV
Hysteresis
VRTT Output Voltage VVRTT I VRTT = 40mA -- -- 0.4 V
Current Monitor
Current Monitor Maximum Output VDAC = 1V, VRCMSET = 90mV,
0.855 0.9 0.945 V
Voltage in Operating Range RCM = 50k, RCMSET = 10k
Current Monitor Maximum Output
-- -- 1.15 V
Voltage
Gate Driver
VBOOTx  VPHASEx = 5V
UGATE Driver Source RUGATEsr -- 0.7 -- 
VBOOTx VUGATEx = 1V
UGATE Driver Sink RUGATEsk VUGATE = 1V -- 0.6 -- 
VPVCC = 5V,
LGATE Driver Source RLGATEsr -- 0.7 -- 
VPVCC  VLGATE = 1V
LGATE Driver Sink RLGATEsk VLGATE = 1V -- 0.3 -- 
VBOOT  VPHASE = 5V
UGATE Driver Source/Sink Current IUGATE -- 3 -- A
VUGATE = 2.5V
LGATE Driver Source Current ILGATEsr VLGATE = 2.5V -- 3 -- A

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

10
 RT8856
Parameter Symbol Test Conditions Min Typ Max Unit
LGATE Driver Sink Current ILGATEsk VLGATE = 2.5V -- 5 -- A
Internal Boost Charging Switch
RBOOT PVCC to BOOTx -- 30 -- 
On-Resistance

Note 1. Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for
stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may remain possibility to affect device reliability.
Note 2. θJA is measured in natural convection at TA = 25°C on a high effective thermal conductivity four-layer test board of
JEDEC 51-7 thermal measurement standard. The measured case position of θJC is on the exposed pad of the
package.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

11
RT8856
Typical Operating Characteristics
CCM Efficiency vs. Load Current CCM Efficiency vs. Load Current
100 100
90 90
80 VIN = 8V 80 VIN = 8V
VIN = 12V VIN = 12V
70 VIN = 19V 70 VIN = 19V

Efficiency (%)
Efficiency (%)

60 60
50 50
40 40
30 30
20 20
10 VID = 1.15V, RFS = 33 kΩ, VID = 0.9375V, RFS = 33 kΩ,
10
DPRSLPVR = GND, PSI = High DPRSLPVR = GND, PSI = High
0 0
0 10 20 30 40 50 0 10 20 30 40 50
Load Current (A) Load Current (A)

DEM Efficiency vs. Load Current CCM VCC_SENSE vs. Load Current
95 1.16

90
1.14
85
VCC_SENSE (V)

VIN = 8V 1.12
Efficiency (%)

80 VIN = 8V
VIN = 12V VIN = 12V
75 VIN = 19V
1.1 VIN = 19V
70

65 1.08

60
1.06
55 VID = 0.85V, RFS = 33 kΩ, VID = 1.15V, RFS = 33 kΩ,
DPRSLPVR = GND, PSI = High DPRSLPVR = GND, PSI = High
50 1.04
0 0.5 1 1.5 2 2.5 3 0 10 20 30 40 50
Load Current (A) Load Current (A)

CCM VCC_SENSE vs. Load Current VCM vs. Load Current

0.96 1.1
1.0
0.94 0.9
0.8
VCC_SENSE (V)

0.92
0.7
VCM (mV)

VIN = 8V
0.6 VIN = 8V
0.90 VIN = 12V
0.5 VIN = 12V
VIN = 19V
VIN = 19V
0.4
0.88
0.3

0.86 0.2
VID = 0.9375V, RFS = 33 kΩ, VID = 0.9375V, RFS = 33 kΩ,
0.1
DPRSLPVR = GND, PSI = High DPRSLPVR = GND, PSI = High
0.84 0.0
0 10 20 30 40 50 0 10 20 30 40 50
Load Current (A) Load Current (A)

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

12
 RT8856

Power On from VRON Power Off from VRON

VIN = 12V, VID = 0.9375V VIN = 12V, VID = 0.9375V

VCC SENSE VCC SENSE

(500mV/Div) (500mV/Div)
PGOOD PGOOD
(1V/Div) (1V/Div)

VRON VRON
(5V/Div) (5V/Div)
UGATE UGATE
(20V/Div) (2V/Div) DPRSLPVR = GND, PSI = High, No Load
DPRSLPVR = GND, PSI = High, No Load

Time (1ms/Div) Time (1ms/Div)

CCM VID Change Up CCM VID Change Down

VIN = 12V, VID change from 0.85V to 0.9375V VIN = 12V, VID change from 0.9375V to 0.85V

VCC SENSE VCC SENSE

(100mV/Div) (100mV/Div)

UGATE1 UGATE1
(20V/Div) (20V/Div)

LGATE1 LGATE1
(1V/Div) (5V/Div)
VID0 VID0
(2V/Div) DPRSLPVR = GND, PSI = High, No Load (2V/Div) DPRSLPVR = GND, PSI = High, No Load

Time (20μs/Div) Time (20μs/Div)

RFM VID Change Down CCM Load Transient Response

VIN = 12V, VID change 0.9375V to 0.85V, VIN = 12V, VID = 0.95V, ILOAD = 12A to 51A,
DPRSLPVR = High, No Load DPRSLPVR = GND, PSI = High
VCC SENSE VCC SENSE
(100mV/Div) (50mV/Div)

UGATE1
(20V/Div)
UGATE1
(20V/Div)
LGATE1
(5V/Div)
VID0 LGATE1
(2V/Div) (5V/Div)

Time (40μs/Div) Time (4μs/Div)

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

13
RT8856

CCM Load Transient Response Over Current Protection

VIN = 12V, VID = 0.95V, ILOAD = 51A to 12A,

VCC SENSE
(50mV/Div)
VCC SENSE
(500mV/Div)
PGOOD
UGATE1 (1V/Div)
(20V/Div)
I LOAD
(50A/Div)
LGATE1 LGATE1
(5V/Div) (10V/Div)
DPRSLPVR = GND, PSI = High VIN = 12V, VID = 0.9375V, DPRSLPVR = GND

Time (4μs/Div) Time (10μs/Div)

Over Voltage Protection Under Voltage Protection

VCC SENSE VCC SENSE

(1V/Div) (1V/Div)

PGOOD PGOOD
(2V/Div) (2V/Div)
UGATE1 UGATE1
(20V/Div) (20V/Div)

LGATE1 LGATE1
(5V/Div) VIN = 12V, VID = 0.9375V, DPRSLPVR = GND (5V/Div) VIN = 12V, VID = 0.9375V, DPRSLPVR = GND

Time (10μs/Div) Time (10μs/Div)

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

14
 RT8856
Application Information
The RT8856 is a 1/2-phase DC/DC controller and includes Table 2. Control signal truth table for operation
embedded gate drivers for reduced system cost and board modes
area. The number of phases is not only user selectable, DPRSLPVR PSI Operation mode
but also dynamically changeable based on Intel's 0 1 Multi-phase CCM
IMVP6.5 control signals to optimize efficiency. Phase 0 0 Single-phase CCM
currents are continuously sensed for loop control, droop S Single-phase RFM,
1 1
tuning, and over current protection. The internal 7-bit VID slow C4E
Single-phase RFM,
DAC and a low offset differential amplifier allow the 1 0
slow C4E
controller to maintain high voltage regulating accuracy
to meet Intel's IMVP6.5 specification.
Differential Remote Sense Setting
Design Tool The RT8856 includes differential, remote sense inputs to
To reduce the efforts and errors caused by manual eliminate the effects of voltage drops along the PC board
calculations, a user friendly design tool is now available traces, CPU internal power routes and socket contacts.
on request. The CPU contains on-die sense pin voltages, VCC_SENSE
and VSS_SENSE. VSS_SENSE is connected to RGND pin. The
This design tool calculates all necessary design
VCC_SENSE is connected to FB pin with a resistor to build
parameters by entering user's requirements. Please
the negative input path of the error amplifier. Connect VSEN
contact Richtek's representatives for details.
to VCC_SENSE for CLKEN, PGOOD, OVP, and UVP sense.
Phase Selection and Operation Modes The 7-bit VID DAC and the precision voltage reference are
The maximum number of operating phase is programmable referred to RGND for accurate remote sensing.
by setting ISEN2_N. After the initial turn-on of the RT8856,
Current Sense Setting
an internal comparator checks the voltage at the ISEN2_N
pin. To set the RT8856 as a pure single phase PWM The RT8856 continuously sense the output current of each
controller, connect ISEN2_N to a voltage higher than (VCC phase. Therefore, the controller can be less noise sensitive
- 1V) at power on. The controller will then disable phase 2 and get more accurate current sharing between phases.
(hold UGATE2 and LGATE2 low) and operate as a single Low offset amplifiers are used for loop control and current
phase PWM controller. limit. The internal current sense amplifier gain (AI) is fixed
to be 10. The ISENx and ISENx_N denote the positive
The RT8856 also works in conjunction with Intel's IIMVP6.5
and negative input of the current sense amplifier of each
control signals, such as PSI and DPRSLPVR. Table 2
phase, respectively. Users can either use a current-sense
shows the control signal truth table for operation modes
resistor or the inductor's DCR for current sensing.
of the RT8856.
Using inductor's DCR allows higher efficiency as shown
For high current demand, the controller will operate with
in Figure 1. If
both phases active. These two phase gate signals are
interleaved. This achieves minimal output voltage ripple L  R C
X X (1)
DCR
and best transient performance.
then the current sense performance will be optimum. For
For reduced current demand, only one phase is active.
example, choosing L = 0.36μH with 1mΩ DCR and
For 1-phase operation, the power stage can minimize
CX = 100nF, yields RX :
switching losses and maintain transient response
capability. 0.36H
RX   3.6k (2)
1.0m  100nF
At lowest current levels, the controller enters single phase
Ringing-Free Mode (RFM) to achieve highest efficiency.

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

15
RT8856
V OUT
Similar to the peak current mode control with finite
L DCR compensator gain, the HS_FET on-time is determined by
PHASEx

RX CX both the internal clock and the PWM comparator which

compares the EA output with the output of current sense
ISENx + VX -
amplifier. When load current increases, VCS increases,
ISENx_N
C BYPASS
the steady state COMP voltage also increases and makes
the VOUT decrease, hence achieving AVP. A near-DC offset
Figure 1. Lossless Inductor Sensing (VOFS) is added to the output EA to cancel the inherent
Since the inductance tolerances are normally observed output offset of finite-gain peak current mode controller.
to be 20%, the resistor, RX, has to be tuned on board by In RFM, HS_FET is turned on with constant TON when
examining the transient voltage. If the output voltage VCS is lower than VCOMP2. Once the HS_FET is turned off,
transient has an initial dip below the minimum load line LS_FET is turned on automatically. By Ringing-Free
requirement with a slow recovery, RX is chosen too small. Technique, the LS_FET allows only partial of negative
Vice versa, with a resistance too large, the output voltage current when the inductor free-wheeling current reaches
transient has only a small initial dip and the recovery is negative. The switching frequency will be proportionately
too fast, thus causing a ring-back. reduced, thus the conduction and switching losses will
Using current sense resistor in series with the inductor be greatly reduced.
can have better accuracy, but the efficiency is a trade-off.
Droop Setting (with Temperature Compensation)
Considering the equivalent inductance (LESL) of the current
sense resistor, an RC filter is recommended. The RC filter It's very easy to achieve Active Voltage Positioning (AVP)
calculation method is similar to the above-mentioned by properly setting the error amplifier gain with respect to
inductor DCR sensing method . the native droop characteristics. The target is to have
Equation (3)
Loop Control VOUT = VSOFT − ILOAD x RDROOP (3)
TM
The RT8856 adopts Richtek's proprietary NAVP topology. then solving the switching condition VCOMP2 = VCS in
NAVPTM is based on the finite-gain peak current mode Figure 2 yields the desired error amplifier gain as
PWM topology. The output voltage, VOUT, will decrease A  RSENSE
A V  R2  I (4)
with increasing output load current. The control loop R1 RDROOP
consists of PWM modulator with power stage, current where AI is the internal current sense amplifier gain. RSENSE
sense amplifier and error amplifier as shown in Figure 2. is the current sense resistor. If there is no external sense
RT8856 VIN resistor, it is the DCR of the inductor. RDROOP is the
resistive slope value of the converter output and is the
S UGATEx HS_FET VOUT
Clock PWM L desired static output impedance, e.g. −1.9mΩ or −3mΩ
Logic RX
R
LGATEx CX for IMVP6.5 specification. Increasing AV can make load
RC
CMP LS_FET line more shallow as shown in Figure 3.
ISENx C
-
+

+ V OUT
COMP2 AI ISENx_N A V2 > A V1
VCS -
C2 C1

COMP R2 R1
VCC_SENSE
FB A V2
-
EA SOFT
+
-

+
A V1
VDAC CSOFT
VOFS RGND VSS_SENSE 0
Load Current

Figure 2. Simplified Schematic for Droop and Remote Figure 3. Error Amplifier Gain (AV) Influence on VOUT
Sense in CCM Accuracy
Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

16
 RT8856
Since the DCR of inductor is highly temperature dependent, where the 0.00393 is the temperature coefficient of the
it affects the output accuracy at hot conditions. copper. For a given NTC thermistor, solving Equation (6)
Temperature compensation is recommended for the at room temperature (25°C) yields
lossless inductor DCR current sense method. Figure 4 R2 = AV, x (R1b + R1a // RNTC, 25) (9)
25
shows a simple but effective way of compensating the
where AV, 25 is the error amplifier gain at room temperature
temperature variations of the sense resistor using an NTC
and can be obtained from Equation (4). R1b can be obtained
thermistor placed in the feedback path.
by substituting Equation (9) to (5),
RT8856 C2 C1
R1b 
R2 R1b R1a RSENSE, HOT
COMP
VCC_SENSE  (R1a // RNTC, HOT )  (R1a // RNTC, HOT )
FB
RSENSE, COLD
- NTC
EA SOFT  RSENSE, HOT 
1  R 
+

+
-

CSOFT
VDAC 10nF  SENSE, COLD  (10)
RGND VSS_SENSE

Figure 4. Loop Setting with Temperature Compensation Loop Compensation

Optimized compensation of the RT8856 allows for best
Usually, R1a is set to equal RNTC (25°C). R1b is selected possible load step response of the regulator's output. A
to linearize the NTC's temperature characteristic. For a type-II compensator with one pole and one zero is
given NTC, design is to get R1b and R2 and then C1 and adequate for a proper compensation. Figure 4 shows the
C2. According to Equation (4), to compensate the compensation circuit. Prior design procedure shows how
temperature variations of the sense resistor, the error to select the resistive feedback components for the error
amplifier gain (AV) should have the same temperature amplifier gain. Next, the C1 and C2 must be calculated for
coefficient with RSENSE. Hence, the compensation. The target is to achieve constant
A V, HOT RSENSE, HOT resistive output impedance over the widest possible
 (5)
A V, COLD RSENSE, COLD frequency range.

From Equation (4), Av can be obtained at any temperature The pole frequency of the compensator must be set to
(T) as shown below : compensate the output capacitor ESR zero :

R2 fP  1
A V, T  (6) 2    C  RC
(11)
R1a // RNTC, T  R1b
where C is the capacitance of output capacitor, and RC is
The standard formula for the resistance of NTC thermistor
the ESR of output capacitor. C2 can be calculated as
as a function of temperature compensation is given by :
follows :

RNTC, T  R25 e

 1
 T+273   
 1 
298  (7) C2 
C  RC
R2
(12)

The zero of compensator has to be placed at half of the

where R25 is the thermistor's nominal resistance at room
switching frequency to filter the switching related noise.
temperature, β (beta) is the thermistor's material constant
such that,
in Kelvins, and T is the thermistor's actual temperature in
Celsius. C1  1 (13)
R1b  R1a // RNTC, 25     fSW
To calculate DCR value at different temperature, use the
equation below :
DCRT = DCR25 x [1 + 0.00393 x (T − 25)] (8)

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

17
RT8856
Frequency Setting Power Up Sequence
High frequency operation optimizes the application for With the controller's VCC voltage above the POR threshold
smaller component size, but trads off efficiency due to (typ. 4.3V), the power-up sequence begins when VRON
higher switching losses. This may be acceptable in ultra- exceeds the 3.3V logic high threshold. Approximately
portable devices where the load currents are lower and 20μs later, SOFT and VCORE starts ramping up to boot
the controller is powered from a lower voltage supply. Low voltage (1.1V) with maximum phases. The slew rate during
frequency operation offers the best overall efficiency at power-up is 20μA/CSOFT. The RT8856 pulls CLKEN low
the expense of component size and board space. after VVSEN rises above 1V for 73μs. Right after CLKEN
Connect a resistor (RFS) between FS and ground to set goes low, SOFT and VCORE starts ramping to first DAC
the switching frequency (fSW) per phase : value. After CLKEN goes low for approximate 4.7ms,
PGOOD is asserted HIGH. DPRSLPVR and PSI are valid
300(kHz)  33(k ) right after PGOOD is asserted. UVP is masked as long
RFS (k )  (14)
fSW (kHz) as VSOFT is less than 1V.

A resistor of 5kΩ to 50kΩ corresponds to switching VCC 4.3V 4.1V

frequency of 1MHz to 200kHz, respectively. POR

VRON
Soft-Start and Mode Change Slew Rates x
VID XX Valid
x
The RT8856 uses 2 slew rates for various modes of 1.1V
1V
operation. These two slew rates are internally determined
VCORE DPRSLPVR/PSI 0.2V
by commanding one of two bi-directional current sources PWM Hi-Z MAX Phases
Defined
MAX Phases Pull Low

on to the SOFT pin (ISS). The 7-bit VID DAC and the DPRSLPVR XX Valid XX

precision voltage reference are referred to RGND for PSI XX Valid XX

accurate remote sensing. Hence, connect a capacitor CLKEN

(CSOFT) from SOFT pin to RGND for controlling the slew PGOOD

rate as shown in Figure 4. The capacitance of capacitor is 73µs typ. 4.7ms typ.

restricted to be larger than 10nF. The voltage on SOFT Figure 5. Timing Diagram for Power-Up and Power-Down
pin (VSOFT) is higher than the reference voltage of the error Power Down
amplifier at about 0.9V. When VRON goes low, the RT8856 enters low-power
The first current of typically 20μA is used to charge or shutdown mode. PGOOD is pulled low immediately and
discharge the CSOFT during soft-start, soft-shutdown. The VSOFT ramps down with slew rate of 20μA/CSOFT. VVSEN
second current of typically 100μA is used during other also ramps down following VSOFT with maximum phases.
voltage transitions, including VID change and transitions After VVSEN falls below 200mV, the RT8856 turns off both
between operation modes. high side and low side MOSFETs. A discharging resistor
at VSEN will be enabled and the analog part will be turned
The IMVP6.5 specification specifies the critical timing
off.
associated with regulating the output voltage. The symbol,
SLEWRATE, as given in the IMVP6.5 specification will Deeper Sleep Mode Transitions
determine the choice of the SOFT capacitor, CSOFT, by the
After DPRSLPVR goes high, the RT8856 immediately
following equation :
disables phase 2 (UGATE2 and LGATE2 forced low) and
ISS (A) enters 1-phase deeper sleep mode operation. If the VIDs
CSOFT (nF)  (15)
SLEWRATE(mV / s)
are set to a lower voltage setting, the output drops at a
rate determined by the load and the output capacitance.
The internal target VSOFT still ramps as before, and UVP,
OCP and OVP are masked for 73μs.
Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

18
 RT8856
The RT8856 provides 2 slew rates for deeper sleep mode temperature compensation is recommended to protect
entry/ exit. For standard deeper sleep exit, the RT8856 under all conditions. Figure 7 shows a typical OCP setting
immediately activates all enabled phases and ramps the with temperature compensation.
output voltage to the DAC code provided by the processor V CC

at the slew rate of 100μA/CSOFT. The RT8856 remains in

RT8856
1-phase ringing free mode and ramps the output voltage R OC1a NTC

to the DAC code provided by the processor at the slew

R OC1b
rate of 20μA/CSOFT.
OCSET

Current Limit Setting R OC2

The RT8856 compares a programmable current limit set

point to the voltage from the current sense amplifier output Figure 7. OCP Setting with Temperature Compensation
for Over Current Protection (OCP). The voltage applied to
OCSET pin defines the desired current limit threshold, Usually, select R OC1a equal to thermistor's nominal
ILIM : resistance at room temperature. Ideally, VOCSET should
have same temperature coefficient as RSENSE (Inductor
VOCSET = 25 x ILIM x RSENSE (16)
DCR) :
Connect a resistive voltage divider from VCC to GND, with VOCSET, HOT RSENSE, HOT
 (18)
the joint of the voltage divider connected to OCSET pin as VOCSET, COLD RSENSE, COLD
shown in Figure 6. For a given ROC2, According to the basic circuit calculation, VOCSET can be
 VCC  (17) obtained at any temperature :
ROC1  ROC2    1
 OCSET
V  ROC2
VOCSET, T  (19)
ROC1a // RNTC, T  ROC1b  ROC2
V CC
RT8856
Re-write Equation (18) from (19), and get VOCSET at room
R OC1
temperature
OCSET
ROC1a // RNTC, COLD  ROC1b  ROC2 RSENSE, HOT
R OC2

ROC1a // RNTC, HOT  ROC1b  ROC2 RSENSE, COLD
(20)
Figure 6. OCP Setting Without Temperature
ROC2
Compensation VOCSET, 25  (21)
ROC1a // RNTC, 25  ROC1b  ROC2
The OCP works in two stages :
Solving Equation (20) and (21) yields ROC1b and ROC2
 Stage 1 : Average inductor current exceeds the current
ROC2 
limit threshold, ILIM, defined by VOCSET, but remains
  REQU, HOT  REQU, COLD  (1   )  REQU, 25
smaller than 150% of ILIM If the over current condition (22)
VCC
remains valid for 16 cycles, the OCP latches and the  (1   )
VOCSET, 25
system shuts down.
ROC1b 
 Stage 2 : Any inductor current exceeds 150% of ILIM
(  1)  ROC2    REQU, HOT  REQU, COLD
then OCP latches instantaneously. (23)
(1   )
Latched OCP forces driver high impedance with where
UGATEx = 0 and LGATEx = 0. After latched OCP happens, 
VVSEN will be monitored. When VVSEN falls below 200mV, RSENSE, HOT DCR25  [1  0.00393  (THOT  25)]

a discharging resistor at VSEN will be enabled. RSENSE, COLD DCR25  [1  0.00393  (TCOLD  25)]
If inductor DCR is used as current sense component, then (24)
Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

19
RT8856
REQU, T = R1a // RNTC, T (25) Over Temperature Protection (OTP)
For example, the following design parameters are given : Over Temperature Protection prevents the VR from
damage. OTP is considered to be the final protection stage
DCR =1mΩ, VCC = 5V, IL, Ripple = 5A
against overheating of the VR. The thermal throttling VRTT
ROC1a = RNTC, 25 = 10kΩ, βNTC = 2400 should be set to assert prior to OTP to manage the VR
For −20°C to 100°C operation range, to set OCP trip current power. When this measure is insufficient to keep the die
ITRIP = 57A when operating with maximum phases : temperature of the controller below the OTP threshold,
OTP will be asserted and latched. The die temperature of
ILIM  57A  5A  33.5A the controller is monitored internally by a temperature
2
VOCSET, 25  25  33.5A  1m  0.8375V sensor. As a result of OTP triggering, a soft shutdown will
be launched and VVSEN will be monitored. When VVSEN is
RNTC, −20 =41.89kΩ, RNTC, 100 = 1.98kΩ less than 200mV, the driver remains in high impedance
state and the discharging resistor at VSEN pin will be
RSENSE, −20 =0.82 mΩ, RSENSE, 100 =1.29mΩ
enabled. A reset can be executed by cycling VCC or
 ROC2 = 2.437kΩ, ROC1b = 7.113kΩ VRON.

Over Voltage Protection (OVP) Thermal Throttling Control

The OVP circuit is triggered under two conditions : Intel IMVP6.5 technology supports thermal throttling of
 Condition 1 : When VVSEN exceeds 1.55V. the processor to prevent catastrophic thermal damage.
The RT8856 includes a thermal monitoring circuit to detect
 Condition 2 : When VVSEN exceeds VDAC by 200mV.
an exceeded user defined temperature on a VR point.
If either condition is valid, the RT8856 latches the
The thermal monitoring circuit senses the voltage change
LGATEx =1 and UGATEx = 0 as crowbar to the output
across the NTC pin. Figure 8 shows the principle of setting
voltage of VR. Turning on all LS_FETs can lead to very
the temperature threshold. Connect an external resistive
large reverse inductor current and potentially result in
voltage divider between Vcc and GND. This divider uses a
negative output voltage of VR. To prevent damage of the
Negative Temperature Coefficient (NTC) thermistor and a
CPU by negative voltage, the RT8856 turns off all LS_FETs
resistor. The joint of the voltage divider is connected to
when VVSEN has fallen below −100mV.
the NTC pin in order to generate a voltage that is
proportional to the temperature. The RT8856 pulls VRTT
Under Voltage Protection (UVP)
low if the voltage on the NTC pin is greater than 0.8 x VCC.
If VVSEN is less than VDAC by 300mV or more, a UVP fault
The internal VRTT comparator has a hysteresis of 100mV
is latched and the RT8856 turns off both upper side and
to prevent high frequency VRTT oscillation when the
lower side MOSFETs. VVSEN is monitored after UVP is
temperature is near the setting point. The minimum
valid. When VVSEN falls below 200mV, a discharging
assertion/de-assertion time for VRTT toggling is 1.5ms.
resistor at VSEN will be enabled.
RT8856
Negative Voltage Protection (NVP) VRTT

During shutdown or protection state, when VVSEN is lower V CC

than −100mV, the controller will force LGATEx = 0 and
UGATEx = 0 for preventing negative voltage. Once VVSEN R OC1b
NTC
recovers to be more than 0mV, NVP will be suspended +
CMP
-
and LGATEx = 1 will be enabled again. R OC2
0.8 x V CC

Figure 8. Thermal Throttling Setting Principle

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

20
 RT8856
Users can use the same NTC thermistor for both thermal Inductor Selection
throttling and current limit setting as shown in Figure 9. The switching frequency and ripple current determine the
Just divide the ROC1b into RTTa and RTTb, and write the inductor value as follows :
VNTC equation at thermal throttling temperature TT°C :
VOUT(MIN)  (1  DMIN )
LMIN  N  (31)
RTTa + RTTb = ROC1b (26) fSW  IRipple

ROC2  RTTb
 VCC where N is the total number of phases. DMIN is the minimum
ROC2  ROC1b  ROC1a // RNTC, TTC
duty at highest input voltage VIN.
 0.8  VCC (27)
Higher inductance yields in less ripple current and hence
Solving (26) and (27) for RTTa and RTTb as : in higher efficiency. The flaw is the slower transient
RTTb = 4 x (ROC1a // RNTC, TT°C )−ROC2 (28) response of the power stage to load transients. This might
increase the need for more output capacitors driving the
RTTa = ROC1b − RTTb (29)
cost up. Find a low loss inductor having the lowest possible
DC resistance that fits in the allotted dimensions. The
RT8856
core must be large enough not to saturate at the peak
VRTT
inductor current.
V CC

Output Capacitor Selection

R OC1a NTC
Output capacitors are used to obtain high bandwidth for
R OC1b
the output voltage beyond the bandwidth of the converter
+
NTC itself. Usually, the CPU manufacturer recommends a
CMP
-
R OC2
capacitor configuration. Two different kinds of output
0.8 x V CC capacitors can be found, bulk capacitors closely located
to the inductors and ceramic output capacitors in close
proximity to the load. The latter ones are for mid frequency
Figure 9. Using single NTC Thermistor for Thermal
decoupling with especially small ESR and ESL values
Throttling and Current Limit Setting
while the bulk capacitors have to provide enough stored
energy to overcome the low frequency bandwidth gap
Current Monitor
between the regulator and the CPU.
The current monitor allows the system to accurately
monitor the CPU's current dissipation and quickly predict Thermal Considerations
whether the system is about to overheat before the For continuous operation, do not exceed absolute
significantly slower temperature sensor signals an over maximum junction temperature. The maximum power
temperature alert. The voltage output of CM pin is dissipation depends on the thermal resistance of the IC
proportional to the output current. This pin is connected package, PCB layout, rate of surrounding airflow, and
to ground with one resistor while CMSET pin is connected difference between junction and ambient temperature. The
to VVSEN with another resistor. By choosing the appropriate maximum power dissipation can be calculated by the
ratio of these two resistors, current monitor gain can be following formula :
set and VCM will be 1V with maximum output current.
PD(MAX) = (TJ(MAX) − TA) / θJA
Maximum value of VCM is clamped at 1.15V.
where TJ(MAX) is the maximum junction temperature, TA is
RCM
VCM  ILOAD  RDROOP  2  (30) the ambient temperature, and θJA is the junction to ambient
R CMSET
thermal resistance.

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

21
RT8856
For recommended operating condition specifications of Layout Considerations
RT8856, the maximum junction temperature is 125°C and Careful PC board layout is critical to achieve low switching
TA is the ambient temperature. The junction to ambient losses and clean, stable operation. The switching power
thermal resistance, θ JA , is layout dependent. For stage requires particular attention. If possible, mount all
WQFN-40L 6x6 packages, the thermal resistance, θJA, is of the power components on the top side of the board
34°C/W on a standard JEDEC 51-7 four-layer thermal test with their ground terminals flush against one another.
board. The maximum power dissipation at TA = 25°C can Follow these guidelines for optimum PC board layout :
be calculated by the following formula :
 Keep the high current paths short, especially at the
PD(MAX) = (125°C − 25°C) / (34°C/W) = 2.941W for ground terminals.
WQFN-40L 6x6 package
 Keep the power traces and load connections short. This
The maximum power dissipation depends on the operating is essential for high efficiency.
ambient temperature for fixed T J(MAX) and thermal
 Connect slew rate control capacitor at SOFT pin to
resistance, θJA. For RT8856 package, the derating curve
RGND.
in Figure 10 allows the designer to see the effect of rising
ambient temperature on the maximum power dissipation.  When trade offs in trace lengths must be made, it's
preferable to allow the inductor charging path to be made
3.2
longer than the discharging path.
Maximum Power Dissipation (W)1

Four Layers PCB

2.8
 Place the current sense component close to the
2.4 controller. ISENx and ISENx_N connections for current
2.0 limit and voltage positioning must be made using Kelvin
1.6
sense connections to guarantee the current sense
accuracy. PCB trace from the sense nodes should be
1.2
paralleled back to controller.
0.8
 Route high speed switching nodes away from sensitive
0.4 analog areas (SOFT, COMP, FB, VSEN, ISENx,
0.0 ISENx_N, CM, CMSET, etc...)
0 25 50 75 100 125
Ambient Temperature (°C)
Figure 10. Derating Curves for RT8856 Packages

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS8856-04 August 2014

22
 RT8856
Outline Dimension

1 1

2 2

DETAIL A
Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional,

but must be located within the zone indicated.

Dimensions In Millimeters Dimensions In Inches

Symbol
Min. Max. Min. Max.
A 0.700 0.800 0.028 0.031
A1 0.000 0.050 0.000 0.002
A3 0.175 0.250 0.007 0.010
b 0.180 0.300 0.007 0.012
D 5.950 6.050 0.234 0.238
Option1 4.000 4.750 0.157 0.187
D2
Option2 3.470 3.570 0.137 0.141
E 5.950 6.050 0.234 0.238
Option1 4.000 4.750 0.157 0.187
E2
Option2 2.570 2.670 0.101 0.105
e 0.500 0.020
L 0.350 0.450 0.014 0.018

W-Type 40L QFN 6x6 Package

Copyright © 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS8856-04 August 2014 www.richtek.com

23
RT8856

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should
obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot
assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be
accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

www.richtek.com DS8856-04 August 2014

24