Scribd
Upload
15 views

Digital Design With System (Verilog, VHDL, & FPGAS) : Lab Report

The document is a lab report submitted by a student for an experiment on introduction to HDL modeling using Active HDL. The report details the experiment conducted, tools used, and concepts learned about HDL modeling and simulation.

Uploaded by

Md. Ashiqul Islam Sium 1811544630
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
15 views

Digital Design With System (Verilog, VHDL, & FPGAS) : Lab Report

The document is a lab report submitted by a student for an experiment on introduction to HDL modeling using Active HDL. The report details the experiment conducted, tools used, and concepts learned about HDL modeling and simulation.

Uploaded by

Md. Ashiqul Islam Sium 1811544630
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

AMERICAN INTERNATIONAL UNIVERSITY-

BANGLADESH (AIUB)
Faculty of Engineering
Department of Electrical and Electronic Engineering

Digital Design with System [Verilog, VHDL, & FPGAS]

Lab Report

Submitted by:
Name: Jahidul Islam ID: 18-37484-1
Section: A Date: 30/06/2021
Experiment: 02
Experiment Title: Introduction to HDL Modelling using Active HDL(Aldec).

SUBMITTED TO:
Farhadur Arifin
FACULTY OF ENGINEERING
DEPARTMENT OF EEE

SEMESTER: Summer 2020-21

© Dept. of EEE & COE, FE, AMERICAN INTERNATIONAL UNIVERSITY-BANGLADESH (AIUB)


Title: Introduction to HDL Modelling using Active HDL(Aldec).

Abstract:

You might also like