Processor 521x User Manual: Messung Systems NEXGEN - 5000
Processor 521x User Manual: Messung Systems NEXGEN - 5000
Processor 521x
User Manual
Document No.:ED-2002-037
Version: 1.0
MESSUNG SYSTEMS
EL-2, J- Block MIDC Bhosari,
Pune – 411026.(INDIA)
Revision:
INDEX
1. PROCESSOR MODULE................................................................................................ 7
1.1 MODULE SPECIFICATIONS ............................................................................................. 7
2. COMPONENTS............................................................................................................ 10
2.1 LED INDICATIONS ....................................................................................................... 11
2.2 MEMORY .................................................................................................................... 12
2.2.1 RAM................................................................................................................... 12
2.2.2 Flash PROM ...................................................................................................... 14
2.3 BATTERY BACK UP...................................................................................................... 14
2.4 KEYPAD AND DISPLAY ................................................................................................. 15
2.5 SERIAL COMMUNICATION PORTS ................................................................................. 17
2.6 PLUG IN MODULES ...................................................................................................... 19
2.7 COMMUNICATION PORT 3 ............................................................................................ 19
2.8 2 - HSC + 2 PTO ....................................................................................................... 20
2.8.1 2- HSC and 2 PTO Specifications ..................................................................... 21
2.8.2 High Speed Counter .......................................................................................... 22
2.8.3 Pulse Train Output ............................................................................................ 25
3. PLC VARIABLES ........................................................................................................ 26
3.1 NAME ......................................................................................................................... 26
3.2 TYPE .......................................................................................................................... 26
3.2.1 Standard Data Types ........................................................................................ 26
3.2.2 Defined Data Types........................................................................................... 27
3.3 INITIAL VALUE ............................................................................................................. 28
3.4 ADDRESSING .............................................................................................................. 28
3.4.1 Memory Mapping............................................................................................... 29
3.5 CLASS ........................................................................................................................ 30
3.5.1 Local Variables .................................................................................................. 30
3.5.2 Global Variables ................................................................................................ 31
3.6 CONSTANT ................................................................................................................. 31
3.7 RETAIN ....................................................................................................................... 32
3.8 ADDRESSING RANGE................................................................................................... 33
4. SYSTEM VARIABLES................................................................................................. 34
5. PLC CONFIGURATION AND I/O ADDRESSING....................................................... 39
5.1 I/O ADDRESSING......................................................................................................... 39
6. OPERATING MODES.................................................................................................. 42
6.1 RUN .......................................................................................................................... 43
6.2 STOP ........................................................................................................................ 44
6.3 SINGLE CYCLE ............................................................................................................ 44
6.4 BOOTSTRAP LOAD ...................................................................................................... 44
7. TROUBLESHOOTING................................................................................................. 45
7.1 LED INDICATIONS ....................................................................................................... 45
7.2 SYSTEM MESSAGES .................................................................................................... 49
8. APPENDIX 1 - BOOTSTRAP LOADER TOOL........................................................... 50
INDEX OF FIGURES
Figure 1: Front view of Processor module with front door open. ............................................ 10
Figure 2: 8- Key Keypad ...................................................................................................... 15
Figure 3: 4- Character alphanumeric display .......................................................................... 16
Figure 4: Connection diagram of communication port 1 ......................................................... 18
Figure 5: Connection diagram of communication port 2 ......................................................... 18
Figure 6 : Connection diagram of communication part 3 (RS-232C)..................................... 19
Figure 7: Connection diagram of communication port 3 (RS-422/485) .................................. 19
Figure 8: HSC Mode 0 ............................................................................................................ 22
Figure 9: HSC Mode 1 ............................................................................................................ 23
Figure 10: HSC Mode 2 .......................................................................................................... 24
Figure 11:PTO Mode 0 operation. .......................................................................................... 25
Figure 12: PTO Mode 1 operation .......................................................................................... 25
Figure 13: Addressing method for PLC variables. .................................................................. 28
Figure 14: Memory map of markers........................................................................................ 29
Figure 15: I/O Configuration of 5 I/O Basic rack. .................................................................... 40
Figure 16: I/O Configuration of two racks. .............................................................................. 40
Figure 17: I/O Configuration of three racks............................................................................. 41
Figure 18: PLC Scan............................................................................................................... 43
Figure 19: Back side view of Processor module. .................................................................... 50
Note must be read and understood. Each of the symbols used is listed below; with a brief description of its
meaning.
Warning !
4) Indicates special care must be taken when using this element of software.
5) Indicates a special point, which the user of the associate software element
should be aware of.
Warning !
This product can only function correctly and safely if it is transported, stored,
setup, and installed correctly, and operated and maintained as recommended.
Warning !
1. Processor Module
Following table explains the difference. All other features are common.
2. Components
The figure below shows front side of Processor Module along with nomenclature.
LED
Indications
4 Character
Alpha-Numeric
Display
+
3V
Lithium
2/3 AA
__
3 V Lithium
Battery
Replace with
same type
PORT 1
PORT 2
Port 1
Port 2
2.2 Memory
Processor Module has two on-board memory areas, RAM and flash PROM.
Following sections explains the utilization of memory
2.2.1 RAM
RAM has battery back up. The utilization of RAM depending on functionality
is as shown below.
Markers
Marker Memory is used to store intermediate results in application program.
This is addressable global memory area and can be accessed by external
devices like HMI and SCADA.
Data
Data Memory is used to store intermediate results in application program
and Function Block instance data. This memory area can be a local or
global. The address for the variable in Data memory is assigned during
application program compilation time. This is not fixed address and hence
these variables can not be accessed by external devices like HMI and
SCADA.
If application program code is not stored in flash PROM, after power ON,
Processor declares invalid application program code in RAM and displays
‘MEMR’ on 4 – character alpha-numeric display and puts ON ‘MEM’ LED.
This puts PLC is ‘STOP’ mode.
During power ON, if LEFT and RIGHT keys on keypad are kept pressed
simultaneously, application program from flash PROM is not copied to RAM
and Processor detects invalid application program in RAM displaying ‘MEMR’
on 4-character display. In this case, it is necessary to download the
application program again from programming software ‘CoDeSys’
RAM utilization
Remaining part of RAM is utilized for receiving and transmitting buffer
memory for serial ports, System Variables, etc.
Operation System
Operating system is downloadable from PC. For the same, PC based
software Bootstrap Loader Tool is provided. Operation system binary file
can be downloaded through serial port 1 ( RS 232C), which is normally
used for programming through ‘CoDeSys’.
Battery should be replaced after switching OFF the PLC and it should take
less than 5 minutes to replace the same. During this period, retention of
application program and retentive PLC variables are ensured by internal
hardware.
_bKeyStatus.0 F1 F2 _bKeyStatus.2
_bKeyStatus.3 _bKeyStatus.5
_bKeyStatus.6 CLR ENT _bKeyStatus.4
_bKeyStatus.7
Figure 2: 8- Key Keypad
During power ON, if LEFT and RIGHT keys on keypad are kept pressed
simultaneously, application program from flash PROM is not copied to RAM
and Processor detects invalid application program in RAM displaying ‘MEMR’
on 4-character display. ‘MEM’ LED on Processor module glows and PLC
remains in STOP mode. In this case, it is necessary to download the
application program again from programming software ‘CoDeSys’
AB32
_aDisplay[0] _aDisplay[3]
_aDisplay[1] _aDisplay[2]
Port 1 and 2 are provided on-board and Port 3 is provided as optional plug
in module. All the three serial ports are open and user can define
communication parameters and handle serial communication using function
blocks as per protocol.
Communication port 1 is RS-232C hardware interface port and by default
assigned for programming through Programming software 'CoDeSys'. This
port is open for user.
Communication port 2 provides RS-422/485 hardware interface. This port is
open for user.
Communication port 3 is optional and provides RS-232C or RS-422/485 as
per selection. This port is available in form of optional plug-in module.
Processor 5211 provides RS-232 hardware interface and Processor 5212
provides RS-422 hardware interface. This port is open for user.
Processor module provides hardware for serial interface along with UART.
Operating system provides driver functions and function blocks which
directly controls the hardware interface. For a serial port, CPU provides
system buffer of 256 bytes each for reception and transmission.
Application program can exchange data from serial port through driver
functions and function blocks provided in operating system. Such driver
functions and function blocks are provided in form of library
Nexgen5000.lib.
Communication Port 1
For communication port 1, 8 pin mini DIN female connector is provided.
Figure below shows front side view of connector.
6 3 1
GND
GND Tx
Rx
+12 V
8 5 2
Communication Port 2
For communication port 2, 8-pin mini DIN female connector is provided.
Figure below shows front side view of connector.
6 3 1
GND
GND RxD-
TXD+ TxD-
RxD+
+12 V
8 5 2
Communication Port 3
Communication port 3 is provided as optional plug in module and in
discussed under section Plug in modules.
1
6
RTS Rx
CTS Tx
9 GND
5
5
9 Rx-
RTS-
Rx+
RTS+
Tx+
CTS+
Tx-
CTS- 6 GND
1
Processor 5214 provides two independent channels for HSC (High Speed
Counter) inputs. Each channel provides three input interfaces as A, B and
Z. Channel provides hardware interface for open collector ( PNP and NPN )
inputs of 24 VDC or differential inputs. This depends on type of connection.
To configure and handle high speed input channels, Processor 5214
provides driver FB (function block) for each channel as HSC_DRV1 and
HSC_DRV2. These are provided in library PTO.lib. Driver FB sets mode of
operation and provides accumulated count and status of Z input. Counter
provides pulse count in double integer format. Pulse counting is as shown
below.
Up Direction
Down Direction
-2147483648 0 2147483647
Mode 0
In this mode, high speed input is interfaced to A input. Direction input is
interfaced to B Input. Counter increments its count by 1 at rising edge of
pulse input if direction input is FALSE. Counter decrements its count by 1 at
rising edge of pulse input if direction input is TRUE. The following figures
show the counter behavior in mode 0.
Count
Mode 1
Count
Mode 2
Count
Processor 5214 provides two independent channels for PTO (Pulse Train
Output). Channel provides two output interfaces. The outputs functionality
depends on the mode of operation selected.
To configure and handle PTO, Processor 5214 provides driver FBs
PTO_DRV1 and PTO_DRV2. These are provided in library PTO.lib.
Driver FB selects the mode of operation, number of pulses, output
frequency and direction. The modes of operation are explained below
Mode 0
This mode provides two outputs, one as pulse output and another as
direction as shown below.
Pulse
Output
Direction
Mode 1
This mode provides two outputs, one as forward pulse output and another as
reverse pulse output as shown below.
Forward
Pulse
Reverse
Pulse
3. PLC Variables
3.1 Name
Name is an unique identifier which is a sequence of letters, numbers, and
underscores that begins with a letter or an underscore.
The name should not contain any blank spaces or special characters and
cannot be the same as any of the keywords. The Name is not case
sensitive. The Name should not have more than one underscore character
in a row. The length of Name is unlimited.
3.2 Type
This attributes decides how much memory space is reserved and what type
of values it stores. The data types are divided in two groups as standard
data types and user defined data types as explained below.
STRING
A STRING type variable can contain group of characters. The size entry in
the declaration determines how much memory space should be reserved
for the variable. It refers to the number of characters in the string. If no size
specification is given, the default size of 80 characters will be used. End of
string is ‘/0’
This data type is user configurable. User defines the number of elements
and size of data type.
ARRAY
POINTER
ENUMERATION
STRUCTURE
3.4 Addressing
Processor Module scans all the input points from configured I/O modules in
Input %I input scan and stores the status in Input Process Image area. This status is
then referred for application program execution.
Processor Module updates the status of output points as per application
program in logic scan and stores the updated status in Output Process Image
Output %Q area. This status is then referred for output scan. After logic scan, Processor
module executes output scan and all the outputs of I/O modules configured
are switched ON/OFF.
This memory area is used to store intermediate results in application
Marker %M
program. It is accessed and updated during logic scan.
Bits 7 6 5 4 3 2 1 0
%MD0 %MW0 %MB0 Byte 0000
%MB1 Byte 0001
%MD2 %MW2 %MB2 Byte 0002
%MB3 %MX3.0 Byte 0003
%MD4 %MW4 %MB4 Byte 0004
%MB5 %MX5.7
%MB15867 Byte15867
%MD15868 %MW15868 %MB15868 Byte15868
%MB15869 Byte15869
%MW15870 %MB15870 Byte15870
%MB15871 Byte15871
%MX15871.5
Only, even WORD addresses are valid. Odd addresses like %MW1,
%MW3, %MW15869 are invalid.
Only, even DWORD addresses are valid. Odd addresses like %MD1,
%MD3, %MD15867 invalid.
Input ( I ) and Output ( Q ) variables cab be accessed as BOOL or BYTE only.
e.g. %IX0.6, %IX5.0, %QX10.1, %IB20, %QB10 and not as %IW20,
%QD10, etc
3.5 Class
Class defines the scope of the variable. Variable scope can be local or global.
VAR
These are local variables for storing temporary results of any POU. These
variables can not be referred by other POU.
VAR_IN
These are local variables acting as input to any POU. That means that at the
call position, the value of the variables can be given along with a call. These are
read only type of local variables inside that POU.
VAR_OUT
These are local variables acting as output of any POU. That means that these
values are returned back to the POU making the call. There they can be used
further
VAR_IN_OUT
These are local variables acting as input as well as output of any POU. The
value of such variable is passed by reference. This type of variable is not
appli8cable for functions (FUN)
3.6 Constant
Any variable can be declared as constant. The range of value and presentation
format depends on the data type. This variable can be a local variable or global
variable. The notations for different data types are different.
3.7 Retain
In the event of power fail, all the variable data stored in RAM may get lost. In
some applications it may be required to retain the values of variables even
after power fail. The local or global variables can be declared as retentive. If
any variable is declared as retentive, then after warm start retained value is
loaded in first PLC scan. However after cold start or if variable is not
retentive, variable is initialized to the initial value or to a standard value (
here, it is zero ).
Function Block instance like any PLC variable can be declared as retentive.
In declaration, user can define whether such PLC variables are retentive
using keyword VAR_RETAIN.
Only, even WORD addresses are valid. Odd addresses like %MW1,
%MW3, %MW15869 are invalid.
Only, even DWORD addresses are valid. Odd addresses like %MD1,
%MD3, %MD15867 invalid.
4. System Variables
The system variables are implicitly defined global variables, which can be
used for information exchange between Processor Module and application
program. Each system variable has unique Name which starts with
underscore ‘_’. The table below explains the function of system variables.
_BINITSTATUS BYTE Read only Holds the status of initialization. This byte is
updated when ever related action is executed.
1- Hot Start
_BINITSTATUS holds 1, if system detects a
power break for less than 25 ms but greater than
10 ms. In this case PLC functioning is normal as if
there is no power disturbance.
2- Warm Start
_BINITSTATUS holds 2 on power ON, if system
detects a prior power break for more than 25 ms.
It results resetting of all non-retentive data.
3- Cold Start
_BINITSTATUS holds 3, if
• system detects any change in application
program. If a new application program is
downloaded, cold start is observed.
• Destroying of battery back up retentive data
because of battery back up circuit fault.
• Related standard initialization command
(Reset Cold from CoDeSys)
• Any related fault in Power Supply Module
_INITACTFORCE BYTE Read / This executes user controlled initialization. This
Write byte is checked at beginning of every scan and
relevant action is taken.
2- Warm Start
If _INITACTFORCE byte value is modified to 2, it
results in warm start action resetting of all non-
retentive data.
3- Cold Start
If _INITACTFORCE byte value is modified to 3, it
results in cold start action resetting of all retentive
and non-retentive data.
5- Stop Mode
If _INITACTFORCE byte value is modified to 5, it
puts Processor in STOP mode and application
program execution is halted. It continues to
remain in STOP until power is on. It goes to RUN
mode after execution of any one of standard
command from CoDeSys like Run / Reset /
ResetCold / ResetOriginal'. If valid boot project is
loaded at next power-on, then CPU goes to RUN
mode.
Other values are ignored
_BREADSECS BYTE Read only Holds current seconds value of RTC in BCD
format.
_BREADMINS BYTE Read only Holds current minutes value of RTC in BCD
format..
_BREADHRS BYTE Read only Holds current hours value of RTC in BCD format.
_BREADDATE BYTE Read only Holds current date value of RTC in BCD format.
_BREADMONTH BYTE Read only Holds current month value of RTC BCD format.
_BREADYEARL BYTE Read only Holds current year value (lower byte) of RTC BCD
format.
_BREADYEARH BYTE Read only Holds current year value (higher byte) of RTC
BCD format.
_BRACK_0_IOERR BYTE Read only Holds slot error status of eight slots in rack 0 i.e.
basic rack. Least significant bit is status bit for
slot 0 and Most Significant bit is status bit for slot
7.
Bit is TRUE if
• Error in I/O configuration
• Wrong module insertion
• I/O slot not configured
• I/O module hardware fault
_BRACK_0_IOERR.0 is status bit for slot 0,
_BRACK_0_IOERR.7 is status bit for slot 7 and
so on.
_BRACK_1_IOERR BYTE Read only Holds slot error status of eight slots in rack 1 i.e.
expansion rack 1. Least significant bit is status bit
for slot 8 and Most Significant bit is status bit for
slot 15.
_BRACK_1_IOERR.0 is status bit for slot 8,
_BRACK_1_IOERR.7 is status bit for slot 15 and
so on.
_BRACK_2_IOERR BYTE Read only Holds slot error status of eight slots in rack 2 i.e.
expansion rack 2. Least significant bit is status bit
for slot 16 and Most Significant bit is status bit for
slot 23.
_BRACK_2_IOERR.0 is status bit for slot 16,
_BRACK_2_IOERR.7 is status bit for slot 23 and
so on.
_BRACK_3_IOERR BYTE Read only Holds slot error status of eight slots in rack 3 i.e.
expansion rack 3. Least significant bit is status bit
for slot 24 and Most Significant bit is status bit for
slot 31.
_BRACK_3_IOERR.0 is status bit for slot 24,
_BRACK_3_IOERR.7 is status bit for slot 31 and
so on.
Significance Details
1 Memory Error Invalid Application Program
Scan Time exceeds the
2 Scan Error
value of _wLimitMaxScan'
PFNMI generated But
3 PFNMI Error RESET not received after
defined 'PFRST' time.
User initiated STOP Mode
4 User Stop
command
Auxiliary Power Supply
5 APSF
Module fail
_BKEYSTATUS BYTE Read only Holds status of eight keys. If key is pressed
related bit becomes TRUE. Effect of key de-
F1 F2 bounce is taken care by providing 5 ms filter.
Bit Key
_BKEYSTATUS.0 F1
CLR ENT _BKEYSTATUS.1 UP
_BKEYSTATUS.2 F2
_BKEYSTATUS.3 LEFT
_BKEYSTATUS.4 ENT
_BKEYSTATUS.5 RIGHT
_BKEYSTATUS.6 CLR
_BKEYSTATUS.7 DOWN
During power ON, if LEFT and RIGHT keys are
kept pressed simultaneously, application program
from flash PROM is not copied to RAM and
Processor detects invalid application program in
RAM displaying ‘MEMR’ on 4-character display.
‘MEM’ LED on Processor module glows and PLC
remains in STOP mode. In this case, it is
necessary to download the application program
again from programming software ‘CoDeSys’
_DWREDIRECTTBLPTR DWORD Read only Holds the Starting Address of Redirection Table.
This is updated at every Power ON.
_ASEGMENTPTR ARRAY Read only Array of Starting Addresses of
[0..5] Input (_ASEGMENTPTR[0]),
OF Output (_ASEGMENTPTR[1]),
DWORD Marker (_ASEGMENTPTR[2]),
Data (_ASEGMENTPTR[3]) memory area.
This array is modified at every Power-On and
after Project-Download.
_ASEGMENTLEN ARRAY Read only Array of Maximum lengths of
[0..5] Input (_ASEGMENTLEN[0]),
OF Output (_ASEGMENTLEN[0]),
WORD Marker (_ASEGMENTLEN[1]),
Data (_ASEGMENTLEN[2]) memory area.
This array is modified at every Power-On and
after Project-Download
_ADRRXPORT1 DWORD Read only This variable holds start address of serial port 1
receive buffer memory area ( of size 256 bytes).
_ADRTXPORT1 DWORD Read only This variable holds start address of serial port 1
transmit buffer memory area ( of size 256
bytes).
_ADRRXPORT2 DWORD Read only This variable holds start address of serial port 2
receive buffer memory area ( of size 256 bytes).
_ADRTXPORT2 DWORD Read only This variable holds start address of serial port 2
transmit buffer memory area ( of size 256
bytes).
_ADRRXPORT3 DWORD Read only This variable holds start address of serial port 3
receive buffer memory area ( of size 256 bytes).
_ADRTXPORT3 DWORD Read only This variable holds start address of serial port 3
transmit buffer memory area ( of size 256
bytes).
st nd rd th th th th th
1 2 3 4 5 6 7 8
I/O Slot I/O Slot I/O Slot I/O Slot I/O Slot I/O Slot I/O Slot I/O Slot
Basic Rack 0 Slot 00 Slot 01 Slot 02 Slot 03 Slot 04 Slot 05 Slot 06 Slot 07
Expansion Rack 1 Slot 08 Slot 09 Slot 10 Slot 11 Slot 12 Slot 13 Slot 14 Slot 15
Expansion Rack 2 Slot 16 Slot 17 Slot 18 Slot 19 Slot 20 Slot 21 Slot 22 Slot 23
Expansion Rack 3 Slot 24 Slot 25 Slot 26 Slot 27 Slot 28 Slot 29 Slot 30 Slot 31
The Processor has memory space to hold information related to inputs and
outputs. In this section, the relation between physical I/Os and memory
image is explained. Addressing of I/Os is dependant on
• Type of I/O module i.e. input or output
• Modules in previous slot
• Rack number
Example -1
Example -2
Example -3
6. Operating Modes
• RUN
• STOP
• Single cycle
• Bootstrap Load
6.1 RUN
In RUN mode, Processor executes application program. It performs its
execution in a definite way called as a PLC scan. The figure below shows
typical PLC scan cycle.
Input Scan
Keypad Scan
Input Redirection
Input Forcing
Logic Scan
Variable Forcing
Output Redirection
Output Forcing
Output Scan
Processor scans the information related to various inputs and stores the
status. It updates this status as per redirection of forcing This stored status
is then referred in logic scan.
In logic scan, application program is executed line by line and results are
updated. Updated output status is stored.
After logic scan, output status is updated as per redirection and forcing.
Processor then performs output scan and updates physical output status.
After output scan, communication request from programming device is
handled. This completes one PLC scan. Processor continues this operation
as long as PLC is in RUN mode.
6.2 STOP
In STOP mode, Processor stops executing application program. But
programming serial port remains functioning. When PLC is in STOP mode,
discrete outputs are put OFF physically. However their status is maintained
in output image.
7. Troubleshooting
5210 RUN
operation.
5210 RUN
help of toggle switch on back
side to download a new
Bootstrap Loader Tool. Put
PLC in RUN mode by restoring
PROCESSOR operating system. toggle switch position as
CPU explained in detail in Appendix
I/O 1.
MEM 2. Processor module hardware Replace the module.
LOW BAT
fault.
During power ON, if LEFT and RIGHT keys on keypad are kept pressed
simultaneously, application program from flash PROM is not copied to RAM
and Processor detects invalid application program in RAM displaying ‘MEMR’
on 4-character display. ‘MEM’ LED on Processor module glows and PLC
remains in STOP mode. In this case, PLC can be put in running condition
after downloading application program again from programming software
‘CoDeSys’
This feature is useful if any invalid instruction during run time execution is
causing continuous resetting of Processor.
1SEC Operating system is in self test for checking minimum limit for watchdog.
2.5S Operating system is in self test for checking maximum limit for watchdog.
WDFL Indicates watch dog fault and puts PLC in STOP mode. This is Processor
module fault.
WARM Indicates that operating system has carried out warm start initialization.
COLD Indicates that operating system has carried out cold start initialization.
MEMR Indicates that application program in RAM is invalid and puts PLC is STOP mode
and ‘MEM’ LED on Processor module is put ON. User should download valid
application program.
PFER Indicates that incoming power for power supply module is below specifications
and puts PLC in STOP mode.
APSF Indicates that power supply module fixed in any expansion rack is failed and puts
PLC in STOP mode.
SCAN Indicates that application program scan time is exceeded the maximum
permissible limit. This puts PLC is STOP mode and ‘MEM’ LED on Processor
module starts flashing.
Module Mounting
Screw
Toggle Switch
File
In ‘File’ menu, commands ‘Open’ , ‘Save’ and ‘Exit’ are provided. The file
with extension
bin is opened. While opening .bin file, screen shows
relevant messages displaying size of file, etc. Once file
opening is successful, ‘File read
over…’ text is displayed. bin file can be saved or renamed
using command ‘Save’.
Settings
In ‘Settings’ menu, serial port, PLC type can be selected and commands for
erasing entire or part of flash PROM memory are provided.
Download OS
MESSUNG SYSTEMS
EL – 2, J - Block, MIDC, Bhosari,
PUNE – 411 026. INDIA
Tel. – (+91) –020 – 712 0807, 712 2807
Fax. – (+91) –020 –712 0391