0% found this document useful (0 votes)
36 views6 pages

Unit 3 2 Mark

Uploaded by

Surendar P
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
36 views6 pages

Unit 3 2 Mark

Uploaded by

Surendar P
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 6

II YEAR / III SEM

UNIT – 3 - SEQUENTIAL CIRCUITS

TWO MARK QUESTIONS-ANSWERS

1) Define sequential circuits. (Nov / Dec 2011)


Their outputs are a function of the inputs and the state of memory elements.
The state of memory elements, in turn, is a function of previous inputs.

2) What are the classification of sequential circuits?


The sequential circuits are classified on the basis of timing of their signals into two types.
They are, 1)Synchronous sequential circuit. 2)Asynchronous sequential circuit.

3) Define Flip flop. (APRIL/MAY--2007)


The basic unit for storage is flip flop. A flip-flop maintains its output state either at 1 or 0
until directed by an input signal to change its state.

4) What are the different types of flip-flop? . (NOV/DEC--2006)


There are various types of flip flops. Some of them are mentioned below they are,
1. RS flip-flop, 2.SR flip-flop 3.D flip-flop 4.JK flip-flop 5. T flip-flop

5) What is the operation of RS flip-flop?


• When R input is low and S input is high the Q output of flip-flop is set.
• When R input is high and S input is low the Q output of flip-flop is reset.
• When both the inputs R and S are low the output does not change
• When both the inputs R and S are high the output is unpredictable.

6) What is the operation of D flip-flop? May-13


In D flip-flop during the occurrence of clock pulse if D=1, the output Q is set and if D=0, the
output is reset.

7) What is the operation of JK flip-flop?(NOV/DEC-2004)


• When K input is low and J input is high the Q output of flip-flop is set.
• When K input is high and J input is low the Q output of flip-flop is reset.
• When both the inputs K and J are low the output does not change
• When both the inputs K and J are high it is possible to set or reset the
flip-flop (ie) the output toggle on the next positive clock edge.

8) What is the operation of T flip-flop? (NOV/DEC-2004)


T flip-flop is also known as Toggle flip-flop.
• When T=0 there is no change in the output.
• When T=1 the output switch to the complement state (ie) the output toggles.
9) Define race around condition. ? (APRIL/MAY--2008)
In JK flip-flop output is fed back to the input. Therefore change in the output results
change in the input. Due to this in the positive half of the clock pulse if both J and K are high then
output toggles continuously. This condition is called ‘race around condition’.

10) What is edge-triggered flip-flop? [April/May-04]


The problem of race around condition can solved by edge triggering flip flop. The
term edge triggering means that the flip-flop changes state either at the positive edge or
negative edge of the clock pulse and it is sensitive to its inputs only at this transition of the clock.

11). What is a master-slave flip-flop? (MAY/JUNE-2009)


A master-slave flip-flop consists of two flip-flops where one circuit serves as a master
and the other as a slave.

12) Define rise time & fall time. (APRIL/MAY--2013)


(i)The time required to change the voltage level from 10% to 90% is known as rise time(tr).
(ii) The time required to change the voltage level from 90% to 10% is known as fall time(tf).

13) Define skew and clock skew. (NOV/DEC-2013)


The phase shift between the rectangular clock waveforms is referred to as skew and the
time delay between the two clock pulses is called clock skew.

14). Define hold time. DEC-2012


The hold time is the minimum time for which the voltage levels at the excitation
inputs must remain constant after the triggering edge of the clock pulse in order for the levels to
be reliably clocked into the flip flop. It is denoted as hold time.

15) Define registers. (APRIL/MAY--2009)


A register is a group of flip-flops flip-flop can store one bit information. So an n-bit register
has a group of n flip-flops and is capable of storing any binary information/number containing n-
bits.

16) Define shift registers. (NOV/DEC--2008)


The binary information in a register can be moved from stage to stage within the
register or into or out of the register upon application of clock pulses. This type of bit
movement or shifting is essential for certain arithmetic and logic operations used in
microprocessors. This gives rise to group of registers called shift registers.

17).What are the different types of shift type? . (NOV/DEC--2005)


There are five types. They are,
1. Serial In Serial Out Shift Register 2.Serial In Parallel Out Shift Register
3. Parallel In Serial Out Shift Register 4.Parallel In Parallel Out Shift Register
5. Bidirectional Shift Register

18).Explain the flip-flop excitation tables for JK flip-flop


In JK flip-flop also there are four possible transitions from present state to next state.
They are,
00 transition: This can happen when J=0 and K=1 or K=0.
01transition: This can happen either when J=1 and K=0 or when J=K=1.
10 transition: This can happen either when J=0 and K=1 or when J=K=1.
11 transition: This can happen when K=0 and J=0 or J=1.
19).Explain the flip-flop excitation tables for D flip-flop (Dec-12)
In D flip-flop the next state is always equal to the D input and it is independent of the
present state. Therefore D must be 0 if Qn+1 has to 0,and if Qn+1 has to be 1 regardless the value
of Qn.

20). Explain the flip-flop excitation tables for T flip-flop.(APR/MAY-2006)


When input T=1 the state of the flip-flop is complemented; when T=0,the state of the flip-
flop remains unchanged. Therefore, for 00 and 11 transitions T must be 0 and for 01 and 10
transitions must be 1

21) Define sequential circuit? . (NOV/DEC--2007)


In sequential circuits the output variables dependent not only on the present input
variables but they also depend up on the past history of these input variables.

22).Give the comparison between combinational circuits and sequential circuits.


Combinational circuits Sequential circuits
Memory unit is not required Memory unity is required
Parallel adder is a combinational circuit Serial adder is a sequential circuit

23). What do you mean by present state? (Dec-13)


The information stored in the memory elements at any given time define.s the present
state of the sequential circuit.

24). What do you mean by next state? (Dec-13)


The present state and the external inputs determine the outputs and the next state of
the sequential circuit.

25) State the types of sequential circuits? Apr-13


1. Synchronous sequential circuits 2. Asynchronous sequential circuits

26). Define synchronous sequential circuit. (NOV/DEC--2009)


In synchronous sequential circuits, signals can affect the memory elements only at
discrete instant of time.

27). Define Asynchronous sequential circuit? .(APR/MAY-2007)

In asynchronous sequential circuits change in input signals can affect memory


element at any instant of time.

28).Give the comparison between synchronous & Asynchronous sequential circuits?

Synchronous sequential circuits Asynchronous sequential circuits.


Memory elements are clocked flip-flops Memory elements are either unlocked flip -
flops or time delay elements.
Easier to design More difficult to design

29). The following wave forms are applied to the inputs of SR latch. Determine the Q
waveform Assume initially Q = 1
Here the latch input has to be pulsed momentarily to cause a change in the latch
output state, and the output will remain in that new state even after the input pulse is over.

30) What is counter? A counter is used to count pulse and give the output in binary form.
31) Name the different types of counter.
a) Synchronous counter b) Asynchronous counter
i) Up counter ii) Down counter iii) Modulo – N counter iv) Up/Down counter

31) What is up counter?


A counter that increments the output by one binary number each time a
clock pulse is applied.

32) What is down counter?


A counter that decrements the output by one binary number each time a
clock pulse is applied.

33) What is up/down counter?


A counter, which is capable of operating as an up counter or down counter,
depending on a control lead.

34) What is a ripple counter?


A ripple counter is nothing but an asynchronous counter, in which the output
of the flip-flop change state like a ripple in water.

35) What are the uses of a counter?


i) The digital clock, ii) Auto parking control , iii) Parallel to serial data conversion.

36) A ripple counter is a ------------ sequential counter. Ans: Synchronous.

37) What is a modulo counter?


A counter that counts from 0 to T is called as modulo counter.

38) What is a ring counter?


A counter formed by circulating a ‘bit’ in a shift register whose serial output
has been connected to its serial input.

39) What is BCD counter?


A BCD counter counts in binary coded decimal from 0000 to 1001 and back
to 0000. Because of the return to 0000 after a count of 1001, a BCD counter does not
have a regular pattern as in a straight binary counter.

40) What are the uses of a ring counter? i) Control section of a digital system. ii) Controlling
events, which occur in strict time sequence.

41) What is a register? May-13 Memory elements capable of storing one binary word. It consists of
a group of flip-flops, which store the binary information.
42) What is Johnson counter?May-13 It is a ring counter in which the inverted output is fed into
the input. It is also know as a twisted ring counter.

42) What is a shift register? Dec-13 In digital circuits, datas are needed to be moved into a
register (shift in) or moved out of a register (shift out). A group of flip-flops having either or both
of these facilities is called a shift register.

43) What is serial shifting? Dec-12 In a shift register, if the data is moved 1 bit at a time in a
serial fashion, then the technique is called serial shifting.
44) Write the uses of a shift register. i) Temporary data storage , ii) Bit manipulations.

45) State the types of counter? 1. Synchronous counter 2. Asynchronous Counter

46) What is parallel shifting?


Clk Q2 Q1 Q0
1111
1110
1101
1100
1011
1010
1001
1000
1111

In a shift register all the data are moved simultaneously and then the technique is called
parallel shifting.
47) The t pd for each flip-flop is 50 ns. Determine the maximum operating frequency for
MOD - 32 ripple counter f max (ripple) = 5 x 50 ns = 4 MHZ

48) What is the minimum number of flip flops needed to build a counter of modulus 8 ?
[April/May-04] Ans: Three.

49) Give the comparison between synchronous & Asynchronous counters.[Oct/Nov-02], [Oct/Nov-
03], [April/May-05]

S.No. Synchronous counter Asynchronous counter


Clock pulse is applied to the first flip-flop,
Clock pulse is applied
the change of output is given as clock to next
Simultaneously.
flip-flop.
1. All the flip-flops are Clocked
All the flip-flops are Not clocked
Simultaneously.
Simultaneously.
Speed of operation is high
Speed of operation is low.
2.

50) What is mealy and Moore circuit?

Mealy circuit is a network where the output is a function of both present state and input.
Moore circuit is a network where the output is function of only present state.

51) Differentiate Moore circuit and Mealy circuit? [April/May-05], [Nov/Dec-08]

Moore circuit Mealy circuit


a. It is output is a function of present a. It is output is a function of present
state only. state as well as the present input.
b. Input changes do not affect the b. Input changes may affect the output
output. of the circuit.
c. Moore circuit requires more number c. It requires less numbers of states for
of states for implementing same implementing same
function. function.

BIG QUESTIONS (16 MARK)


1) Draw the state diagram and characteristic equations of T,D and JK flip flop. [Oct/Nov-02], [16 Marks].
Refer section : 6.11.1 and 6.11.2
2)Explain the Master-slave flip flop with corresponding gate block diagram April/May-05,10 Marks
2) Explain State Reduction and State Assignment with suitable example.(JAN-2008) PGNO:9-28,9-34.
4) What is State Reduction? Explain the need of state reduction with an example. MAY/JUNE-2007
5) Design a mod-4 counter using JK flip-flop. [May -07, 2011], [6 Marks] PG NO: 7-70
6) Design a 3- bit binary up-down counter. [Nov/Dec-06], [6 Marks] Refer section : 7.2.2
7) Draw an asynchronous 4- bit up-down counter and its working principle.Nov/Dec-03 16 Marks]
8)Design a synchronous Mod-6 counter using Clocked JK flip flop.(APRILMAY-2008) PGNO:7-53

9)Design a 5 bit shift register using 5 Master-slave S-R flip flop.(APRILMAY-2008, 2010, 2011) PG NO:6-16

10) Explain the working of BCD ripple counter with timing diagrams. .(NOV/DEC-2004) PG NO:7-4

11) Design a decade counter and its working principle. [Nov/Dec-03] , [10 Marks] Refer section : 7.7

12) Design a synchronous mod-8 down counter and implement it.[Nov/Dec-05], 16 Marks

13) Design a mod-5 asynchronous counter. Draw the waveform.[May/June-06], [8 Marks]

14) Compare with synchronous with asynchronous counters. [Nov/Dec-07] , [8 Marks] Refer section : 7.5.5

15) Explain the different types of shift registers with neat diagram. May/June-0816 Marks

16) Construct and explain a 4 stage Johnson counter. [Nov/Dec-07] , [8 Marks] Refer section : 8.7

17) Design procedure for synchronous sequential circuit. [Nov/Dec-06] , [6 Marks].

18) Distinguish between Moore circuit and Mealy machines and with the help of a suitable example , explain

how a Mealy machines can be converted into Moore machines.[Nov/Dec-04] , [12 Marks].

You might also like