Sn65h Vd1785 RS-485 Transceivers

Product Sample & Technical Tools & Support &
Folder Buy Documents Software Community
SN65HVD1785, SN65HVD1786, SN65HVD1787

SLLS872I – JANUARY 2008 – REVISED AUGUST 2015
SN65HVD17xx Fault-Protected RS-485 Transceivers With Extended Common-Mode Range

1 Features 3 Description
1• Bus-Pin Fault Protection to: These devices are designed to survive overvoltage
faults such as direct shorts to power supplies, mis-
– > ±70 V ('HVD1785, 86, 91, 92) wiring faults, connector failures, cable crushes, and
– > ±30 V ('HVD1787, 93) tool mis-applications. They are also robust to ESD
• Common-Mode Voltage Range (–20 V to 25 V) events, with high levels of protection to human-body
More Than Doubles TIA/EIA 485 Requirement model specifications.
• Bus I/O Protection These devices combine a differential driver and a
– ±16 kV JEDEC HBM Protection differential receiver, which operate from a single
power supply. In the 'HVD1785, 'HVD1786, and
• Reduced Unit Load for Up to 256 Nodes 'HVD1787, the driver differential outputs and the
• Failsafe Receiver for Open-Circuit, Short-Circuit receiver differential inputs are connected internally to
and Idle-Bus Conditions form a bus port suitable for half-duplex (two-wire bus)
• Low Power Consumption communication. In the 'HVD1793, the driver
differential outputs and the receiver differential inputs
– Low Standby Supply Current, 1 μA Typical are separate pins, to form a bus port suitable for full-
– ICC 5 mA Quiescent During Operation duplex (four-wire bus) communication. These ports
• Power-Up, Power-Down Glitch-Free Operation feature a wide common-mode voltage range, making
the devices suitable for multipoint applications over
2 Applications long cable runs. These devices are characterized
from –40°C to 105°C.
• Designed for RS-485 and RS-422 Networks
For similar features with 3.3-V supply operation, see
the SN65HVD1781 (SLLS877).
Device Information(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
SN65HVD1785, SOIC (8) 4.90 mm × 3.91 mm
SN65HVD1786,
SN65HVD1787 PDIP (8) 9.81 mm × 6.35 mm
SN65HVD1791,
SN65HVD1792, SOIC (14) 8.65 mm × 3.91 mm
SN65HVD1793
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
Example of Bus Short to Power Supply
VFAULT up to 70 V
M0092-01
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SLLS872I – JANUARY 2008 – REVISED AUGUST 2015 www.ti.com
Table of Contents
1 Features .................................................................. 1 9.2 Functional Block Diagram ....................................... 15
2 Applications ........................................................... 1 9.3 Feature Description................................................. 15
3 Description ............................................................. 1 9.4 Device Functional Modes........................................ 18
4 Revision History..................................................... 2 10 Application and Implementation........................ 19
10.1 Application Information.......................................... 19
5 Product Selection Guide ....................................... 4
10.2 Typical Application ............................................... 19
6 Pin Configuration and Functions ......................... 4
11 Power Supply Recommendations ..................... 21
7 Specifications......................................................... 5
7.1 Absolute Maximum Ratings ..................................... 5 12 Layout................................................................... 22
12.1 Layout Guidelines ................................................. 22
7.2 ESD Ratings.............................................................. 6
12.2 Layout Example .................................................... 22
7.3 Recommended Operating Conditions....................... 6
7.4 Thermal Information .................................................. 6 13 Device and Documentation Support ................. 23
7.5 Electrical Characteristics........................................... 7 13.1 Documentation Support ........................................ 23
7.6 Thermal Considerations ............................................ 8 13.2 Related Links ........................................................ 23
7.7 Switching Characteristics .......................................... 8 13.3 Community Resources.......................................... 24
7.8 Typical Characteristics ............................................ 10 13.4 Trademarks ........................................................... 24
13.5 Electrostatic Discharge Caution ............................ 24
8 Parameter Measurement Information ................ 11
13.6 Glossary ................................................................ 24
9 Detailed Description ............................................ 15
9.1 Overview ................................................................. 15 14 Mechanical, Packaging, and Orderable
Information ........................................................... 24
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision H (February 2010) to Revision I Page
• Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1
Changes from Revision G (April 2009) to Revision H Page
• Deleted 70-V from the data sheet title.................................................................................................................................... 1

• Changed first Features Bullet From: Bus-Pin Fault Protection to > ±70 V To: Bus-Pin Fault Protection to: > ±70 V
('HVD1785, 86,91,92), > ±30 V ('HVD1787, 93)..................................................................................................................... 1
• Changed Voltage range at A and B inputs in the ABS MAX RATINGS table, adding seperate conditions for the
different devices...................................................................................................................................................................... 5
• Changed From: Voltage input range, transient pulse, A and B, through 100 Ω To: Transient overvoltage pulse
through 100 Ω per TIA-485..................................................................................................................................................... 5
• Added the 70-V Fault-Protection section.............................................................................................................................. 16
Changes from Revision F (November 2008) to Revision G Page
• Added IOH = –400 μA conditions and values to the Receiver high-level output voltage ........................................................ 7
• Added Receiver enabled VCM > VCC ...................................................................................................................................... 8
• Added Receiver Failsafe information.................................................................................................................................... 15
• Changed the Receiver Failsafe section................................................................................................................................ 16
2 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated
Product Folder Links: SN65HVD1785 SN65HVD1786 SN65HVD1787 SN65HVD1791 SN65HVD1792 SN65HVD1793

www.ti.com SLLS872I – JANUARY 2008 – REVISED AUGUST 2015
Changes from Revision E (July 2008) to Revision F Page
• Added to Title: With Extended Common-Mode Range .......................................................................................................... 1

• Added Receiver enabled VCM > VCC condition and values to the Driver enabled time ......................................................... 8
• Added Figure 4 .................................................................................................................................................................... 10
Changes from Revision D (June 2008) to Revision E Page
• Changed - Removed Product Preview label .......................................................................................................................... 4

• Changed SN65HVD1792 Removed Product Preview label ................................................................................................... 4
• Changed SN65HVD1793 Removed Product Preview label ................................................................................................... 4
Changes from Revision C (March 2008) to Revision D Page
• Added Features Bullet: Power-Up, Power-Down Glitch-Free Operation................................................................................ 1

• Changed (Preview) to part number SN65HVD1791 in the Product Selection Guide............................................................. 4
• Added section - APPLICATION INFORMATION.................................................................................................................. 15
• Changed Receiver disabled by default - Enable from X to OPEN. Output from OPEN to Z ............................................... 18
Changes from Revision B (March 2008) to Revision C Page
• Changed Rec Op Table. Signaling rate, HVD1787, HVD1793 From: 20 Mbps max to 10 Mbps max. ................................. 6
Changes from Revision A (March 2008) to Revision B Page
• Added TA ≤ 85°C and TA ≤ 105°C conditions and values to the Receiver low-level output voltage. ..................................... 7
• Changed the max value for Supply Current (quiescent) Driver and receiver disabled, From 1 μA To 5 μA. ........................ 7
Changes from Original (January 2008) to Revision A Page
• Changed Features Bullet From: Low Standby Supply Current, 2 μA Max To: Low Standby Supply Current, 1 μA Typ....... 1
• Deleted columns to the PRODUCT SELECTION GUIDE for Package Options and Status.................................................. 4
• Added text: For similar features with 3.3 V supply operation... .............................................................................................. 4
• Changed the Product Selection Guide Signaling Rate for SN65HVD1787 From 20 Mbps To: 10 Mbps .............................. 4
• Changed the Product Selection Guide Signaling Rate for SN65HVD1793 From 20 Mbps To: 10 Mbps .............................. 4
• Deleted The Competitive Comparison table........................................................................................................................... 5
• Added |VOD| RS-485 with common-mode load TA ≤ 85°C and TA ≤ 105°C............................................................................ 7
• Changed ΔVOC From min = -0.2 mV and max 0.2 mV To: min = -100 mV and max 100 mV ............................................... 7
• Changed HVD1785/1791 Driver differential output rise/fall time max value From 2.5 μs To: 2.6 μs. ................................... 8
• Changed HVD1787/1793 Driver differential output rise/fall time max value From 1.5 ns To: 30 ns...................................... 8
• Changed Receiver propagation delay max value From 50 ns To: 70 ns. .............................................................................. 9
• Changed tPLZ, tPHZ Receiver disable time From 3000 ns To 100 ns....................................................................................... 9
• Deleted graph DIFFERENTIAL OUTPUT VOLTAGE vs DIFFERENTIAL LOAD CURRENT.............................................. 10
Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 3

5 Product Selection Guide
PART NUMBER DUPLEX SIGNALING RATE NODES CABLE LENGTH

SN65HVD1785 Half 115 kbps Up to 256 1500 m
SN65HVD1786 Half 1 Mbps Up to 256 150 m
SN65HVD1787 Half 10 Mbps Up to 64 50 m
SN65HVD1791 Full 115 kbps Up to 256 1500 m
SN65HVD1792 Full 1 Mbps Up to 256 150 m
SN65HVD1793 Full 10 Mbps Up to 64 50 m
6 Pin Configuration and Functions
D or P Package
8-Pin SOIC or PDIP
SN65HVD1785, 1786, 1787 Top View
R 1 8 VCC
RE 2 7 B
DE 3 6 A
D 4 5 GND
Pin Functions (SN65HVD1785, SN65HVD1786, SN65HVD1787)

PIN
TYPE DESCRIPTION
NAME NO.
Bus
A 6 Driver output or receiver input (complementary to B)
input/output
Bus
B 7 Driver output or receiver input (complementary to A)
input/output
D 4 Digital input Driver data input
DE 3 Digital input Driver enable, active high
Reference
GND 5 Local device ground
potential
R 1 Digital output Receive data output
RE 2 Digital input Receiver enable, active low
VCC 8 Supply 4.5-V-to-5.5-V supply

D Package
14-Pin SOIC
SN65VD1791, 1792, 1793 Top View
NC 1 14 VCC
R 2 13 VCC
RE 3 12 A
DE 4 11 B
D 5 10 Z
GND 6 9 Y
GND 7 8 NC
NC - No internal connection
Pins 6 and 7 are connected together internally.
Pins 13 and 14 are connected together internally.
Pin Functions (SN65HVD1791, SN65HVD1792, SN65HVD1793)

PIN
TYPE DESCRIPTION
NAME NO.
A 12 Bus input Receiver input (complementary to B)
B 11 Bus input Receiver input (complementary to A)
Y 9 Bus output Driver output (complementary to Z)
Z 10 Bus output Driver output (complementary to Y)
D 5 Digital input Driver data input
DE 4 Digital input Driver enable, active high
Reference
GND 6, 7 Local device ground
potential
R 2 Digital output Receive data output
RE 3 Digital input Receiver enable, active low
VCC 13, 14 Supply 4.5-V to 5.5-V supply
NC 1, 8 No connect No connect; should be left floating
7 Specifications
7.1 Absolute Maximum Ratings (1)
MIN MAX UNIT
VCC Supply voltage –0.5 7 V
'HVD1785, 86, 91, 92, 93 A, B pins –70 70 V
Voltage at bus pins 'HVD1787 A, B pins –70 30 V
'HVD1793 Y, Z pins –70 30 V
Input voltage at any logic pin –0.3 VCC + 0.3 V
Transient overvoltage pulse through 100 Ω per TIA-485 –100 100 V
Receiver output current –24 24 mA
TJ Junction temperature 170 °C
Tstg Storage temperature 160 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

VALUE UNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1), Bus terminals and GND ±16000
JEDEC Standard 22, Test Method A114
All pins ±4000
Electrostatic Charged-device model (CDM), per JEDEC specification JESD22-C101 (2),
V(ESD) ±2000 V
discharge JEDEC Standard 22, Test Method C101
Machine Model, JEDEC Standard 22, Test Method A115 ±400
IEC 60749-26 ESD (human-body model) Bus terminals and GND ±16000
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions

MIN NOM MAX UNIT
VCC Supply voltage 4.5 5 5.5 V
VI Input voltage at any bus terminal (separately or common mode) (1) –20 25 V
VIH High-level input voltage (driver, driver enable, and receiver enable inputs) 2 VCC V
VIL Low-level input voltage (driver, driver enable, and receiver enable inputs) 0 0.8 V
VID Differential input voltage –25 25 V
Output current, driver –60 60 mA
IO
Output current, receiver –8 8 mA
RL Differential load resistance 54 60 Ω
CL Differential load capacitance 50 pF
HVD1785, HVD1791 115 kbps
1/tUI Signaling rate HVD1786, HVD1792 1
Mbps
HVD1787, HVD1793 10
TA Operating free-air temperature (see application section for thermal information) –40 105 °C
TJ Junction temperature –40 150 °C
(1) By convention, the least positive (most negative) limit is designated as minimum in this data sheet.
7.4 Thermal Information

SN65HVD1791,
SN65HVD1785, SN65HVD1786,
SN65HVD1792,
SN65HVD1787
THERMAL METRIC (1) SN65HVD1793 UNIT
D (SOIC) P (PDIP) D (SOIC)
8 PINS 8 PINS 14 PINS
RθJA Junction-to-ambient thermal resistance 138 59 95 °C/W
RθJA (low-K) Junction-to-case (top) thermal resistance 242 128 168 °C/W
RθJC(top) Junction-to-board thermal resistance 61 61 44 °C/W
RθJB Junction-to-top characterization parameter 62 39 40 °C/W
ψJT Junction-to-board characterization parameter 3.4 17.6 8.2 °C/W
ψJB Junction-to-case (bottom) thermal resistance 33.4 28.3 25 °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.

7.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
RS-485 with TA ≤ 85°C 1.5
common-mode load,
VCC > 4.75 V, TA ≤ 105°C 1.4
|VOD| Driver differential output voltage magnitude see Figure 5 V
RL = 54 Ω, 4.75 V ≤ VCC ≤ 5.25 V 1.5 2
RL = 100 Ω, 4.75 V ≤ VCC ≤ 5.25 V 2 2.5
Change in magnitude of driver differential output
Δ|VOD| RL = 54 Ω –0.2 0 0.2 V
voltage
VOC(SS) Steady-state common-mode output voltage 1 VCC/2 3 V
Change in differential driver output common-
ΔVOC –100 0 100 mV
mode voltage
Peak-to-peak driver common-mode output Center of two 27-Ω load resistors,
VOC(PP) 500 mV
voltage see Figure 6
COD Differential output capacitance 23 pF
Positive-going receiver differential input voltage
VIT+ –100 –10 mV
threshold
Negative-going receiver differential input
VIT– VCM = –20 V to 25 V –200 –150 mV
voltage threshold
Receiver differential input voltage threshold
VHYS 30 50 mV
hysteresis (VIT+ – VIT–)
VCC
IOH = –8 mA 2.4
VOH Receiver high-level output voltage – 0.3 V
IOH = –400 μA 4
TA ≤ 85°C 0.2 0.4
VOL Receiver low-level output voltage IOL = 8 mA V
TA ≤ 105°C 0.2 0.5
Driver input, driver enable, and receiver enable
II –100 100 μA
input current
IOZ Receiver output high-impedance current VO = 0 V or VCC, RE at VCC –1 1 μA
IOS Driver short-circuit output current –250 250 mA
85, 86, VI = 12 V 75 125
VCC = 4.5 to 5.5 V or 91, 92 VI = –7 V –100 –40
II Bus input current (disabled driver) μA
VCC = 0 V, DE at 0 V VI = 12 V 500
87, 93
VI = –7 V –400
DE = VCC,
Driver and receiver
RE = GND, 4 6
enabled
no load
DE = VCC,
Driver enabled,
RE = VCC, 3 5 mA
receiver disabled
no load
ICC Supply current (quiescent) DE = GND,
Driver disabled,
RE = GND, 2 4
receiver enabled
no load
DE = GND,
Driver and receiver D = open
0.5 5 μA
disabled RE = VCC,
no load
Supply current (dynamic) See Typical Characteristics

7.6 Thermal Considerations

PARAMETER TEST CONDITIONS VALUE UNIT
VCC = 5.5 V, TJ = 150°C, RL = 300 Ω, CL = 50 pF (driver),
85, 91 290
CL = 15 pF (receiver) 5-V supply, unterminated (1)
85, 91
86 320
CL = 15 pF (receiver) 5-V supply, RS-422 load (1)
PD Power dissipation mW
87
85, 91
86 400
CL = 15 pF (receiver) 5-V supply, RS-485 load (1)
87
Thermal-shutdown junction
TSD 170 °C
temperature
(1) Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: HVD1785, 1791 at 115 kbps, HVD1786 at 1 Mbps,
HVD1787 at 10 Mbps)
7.7 Switching Characteristics

DRIVER (HVD1785 AND HVD1791)
tr, tf Driver differential output rise/fall time 0.4 1.7 2.6 μs
tPHL, tPLH Driver propagation delay RL = 54 Ω, CL = 50 pF, 0.8 2 μs
see Figure 7
Driver differential output pulse skew,
tSK(P) 20 250 ns
|tPHL – tPLH|
tPHZ, tPLZ Driver disable time 0.1 5 μs
See Figure 8 and
Receiver enabled 0.2 3
tPZH, tPZL Driver enable time Figure 9 μs
Receiver disabled 3 12
tr, tf Driver differential output rise/fall time 50 300 ns
tPHL, tPLH Driver propagation delay RL = 54 Ω, CL = 50 pF, 200 ns
see Figure 7
tSK(P) 25 ns
|tPHL – tPLH|
tPHZ, tPLZ Driver disable time 3 μs
See Figure 8 and
Receiver enabled 300 ns
Figure 9
tPZH, tPZL Driver enable time Receiver disabled 10 μs
Receiver enabled VCM > VCC 500 ns
tr, tf Driver differential output rise/fall time 3 30 ns
tPHL, tPLH Driver propagation delay RL = 54 Ω, CL = 50 pF, 50 ns
see Figure 7
tSK(P) 10 ns
|tPHL – tPLH|
tPHZ, tPLZ Driver disable time 3 μs
See Figure 8 and
Receiver enabled 300 ns
Figure 9
tPZH, tPZL Driver enable time Receiver disabled 9 μs
Receiver enabled VCM > VCC 500 ns

Switching Characteristics (continued)

RECEIVER (ALL DEVICES UNLESS OTHERWISE NOTED)
tr, tf Receiver output rise/fall time 4 15 ns
85, 86, 91, 92 100 200
tPHL, tPLH Receiver propagation delay time CL = 15 pF, ns
87, 93 70
see Figure 10
Receiver output pulse skew, 85, 86, 91, 92 6 20
tSK(P) ns
|tPHL – tPLH| 87, 93 5
tPLZ, tPHZ Receiver disable time Driver enabled, see Figure 11 15 100 ns
tPZL(1), tPZH(1) Driver enabled, see Figure 11 80 300 ns
tPZL(2), tPZH(2) Receiver enable time
Driver disabled, see Figure 12 3 9 μs

7.8 Typical Characteristics
70 120
TA = 25°C TA = 25°C
60 DE at VCC RE at VCC
D at VCC DE at VCC
RL = 54 W
ICC − RMS Supply Current − mA

IO − Driver Output Current − mA
RL = 54 W
50 100
CL = 50 pF
VCC = 5 V
40
30 80
20
10 60
−10 40
0.0 0.6 1.2 1.8 2.4 3.0 3.6 4.2 4.8 5.4 0 2 4 6 8 10
VCC − Supply Voltage − V Signaling Rate − Mbps
G001 G002
Figure 1. Driver Output Current vs Supply Voltage Figure 2. HVD1787 RMS Supply Current vs Signaling Rate
2.0 4.4
4.2 Load = 300 W Load = 100 W
4
3.8 VCC = 5.5 V
1.5
VOD - Differential Output Voltage - V
3.6 VCC = 5 V
3.4
1.0 3.2
IIN − Bus Pin Current − mA
3 Load = 60 W
2.8
0.5 2.6
2.4
2.2
0.0 2
1.8
1.6
1.4
−0.5 1.2
1 VCC = 4.5 V
0.8
−1.0 0.6
0.4
0.2
−1.5 0
0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
Idiff - Differential Load Current - mA
−2.0
−90 −60 −30 0 30 60 90
VIN − Bus Pin Voltage − V
G004
Figure 3. Bus Pin Current vs Bus Pin Voltage Figure 4. Differential Output Voltage vs. Differential Load
Current

8 Parameter Measurement Information

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω.
VCC 375 W ±1%
DE
A
D
0 V or 3 V VOD 60 W ±1%
+ –20 V < V(test) < 25 V
B _
375 W ±1%
S0301-01
Figure 5. Measurement of Driver Differential Output Voltage With Common-Mode Load
VCC
A VA
27 W ±1%
DE
A
D B VB
Input
VOC VOC(PP) DVOC(SS)
B
27 W ±1% CL = 50 pF ±20%
VOC
CL Includes Fixture and
Instrumentation Capacitance
S0302-01
Figure 6. Measurement of Driver Differential and Common-Mode Output With RS-485 Load
VCC 3V
VI 50% 50%
DE CL = 50 pF ±20%
A
D tPLH tPHL
VOD CL Includes Fixture
and Instrumentation »2V
Input B RL = 54 W 90% 90%
VI 50 W Capacitance VOD
Generator ±1% 0V 0V
10% 10%
» –2 V
tr tf
S0303-01
Figure 7. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays
3V
A S1
D VO VI
3V 50% 50%
B 0V
DE RL = 110 W 0.5 V
CL = 50 pF ±20% tPZH
Input ± 1% VOH
VI 50 W CL Includes Fixture 90%
Generator
and Instrumentation VO
Capacitance 50%
»0V
tPHZ
S0304-01
NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.
Figure 8. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load

Parameter Measurement Information (continued)

3V
RL = 110 W »3V
A ±1%
S1 VI 50% 50%
D VO
3V
0V
B tPZL tPLZ
DE
CL = 50 pF ±20% »3V
Input
Generator VI 50 W CL Includes Fixture VO
and Instrumentation 50%
10%
Capacitance VOL
S0305-01
NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.
Figure 9. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load
A
R VO
Input
VI 50 W
Generator B
1.5 V CL = 15 pF ±20%
RE
0V CL Includes Fixture
and Instrumentation
Capacitance
3V
VI 50% 50%
0V
tPLH tPHL
VOH
90% 90%
VO 50% 50%
10% 10% VOL
tr tf
S0306-01
Figure 10. Measurement of Receiver Output Rise and Fall Times and Propagation Delays


3V VCC
DE A
R VO 1 kW ± 1%
0 V or 3 V D S1
B
CL = 15 pF ±20%
RE
CL Includes Fixture
and Instrumentation
Input Capacitance
Generator VI 50 W
3V
VI 50% 50%
0V
tPZH(1) tPHZ
VOH
D at 3 V
90% S1 to GND
VO 50%
»0V
tPZL(1) tPLZ
VCC
D at 0 V
VO 50% S1 to VCC
10%
VOL
S0307-01
Figure 11. Measurement of Receiver Enable/Disable Times With Driver Enabled


VCC
A
0 V or 1.5 V R VO 1 kW ± 1%
S1
B
1.5 V or 0 V CL = 15 pF ±20%
RE
CL Includes Fixture
and Instrumentation
Input Capacitance
Generator VI 50 W
3V
VI 50%
0V
tPZH(2)
VOH
A at 1.5 V
VO 50% B at 0 V
S1 to GND
GND
tPZL(2)
VCC
A at 0 V
VO 50% B at 1.5 V
S1 to VCC
VOL
S0308-01
Figure 12. Measurement of Receiver Enable Times With Driver Disabled

9 Detailed Description
9.1 Overview
The SN65HVD17xx family of RS-485 transceivers are designed to operate up to 115 kbps (HVD1785 and
HVD1791), 1 Mbps (HVD1786 and HVD1792), or 10 Mbps (HVD1787 or HVD1793) and to withstand DC
overvoltage faults on the bus interface pins. This helps to protect the devices against damages resulting from
direct shorts to power supplies, cable mis-wirings, connector failures, or other common faults.
The SN65HVD178x devices are half-duplex, and thus have the transmitter and receiver bus interfaces connected
together internally. The SN65HVD179x family leaves these two interfaces separate, allowing for full-duplex
communication. The low receiver loading allows for up to 256 nodes to share a common RS-485 bus. The
devices feature a wide common-mode range as well as fail-safe receivers, which ensure a stable logic-level
output during bus open, short, or idle conditions.
9.2 Functional Block Diagram
3
DE
4
D
2
RE
6
1 A
R 7 Bus
B
Figure 13. Half-Duplex Transceiver
Logic Diagram (Positive Logic)
4
DE
9
Y
5
D
10
Z
3
RE
12
2 A
R 11
B
S0300-01
Figure 14. Full Duplex Transceiver
9.3 Feature Description

9.3.1 Hot-Plugging
These devices are designed to operate in hot swap or hot pluggable applications. Key features for hot-pluggable
applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver
failsafe. As shown in Figure 1, an internal Power-On Reset circuit keeps the driver outputs in a high-impedance
state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no
spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.
As shown in Device Functional Modes, the ENABLE inputs have the feature of default disable on both the driver
enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin
until the associated controller actively drives the enable pins.

Feature Description (continued)

9.3.2 Receiver Failsafe
The differential receiver is failsafe to invalid bus states caused by:
• open bus conditions such as a disconnected connector,
• shorted bus conditions such as cable damage shorting the twisted-pair together,
• or idle bus conditions that occur when no driver on the bus is actively driving.
In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the
receiver is not indeterminate.
In the HVD17xx family of RS-485 devices, receiver failsafe is accomplished by offsetting the receiver thresholds
so that the “input indeterminate” range does not include zero volts differential. In order to comply with the RS-422
and RS-485 standards, the receiver output must output a High when the differential input VID is more positive
than 200 mV, and must output a Low when the VID is more negative than -200 mV. The HVD17xx receiver
parameters which determine the failsafe performance are VIT+ and VIT– and VHYS. In the Electrical Characteristics
table, VIT– has a typical value of –150 mV and a minimum (most negative) value of -200 mV, so differential
signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more
positive than 200 mV will always cause a High receiver output, because the typical value of VIT+ is -100mV, and
VIT+ is never more positive than -10 mV under any conditions of temperature, supply voltage, or common-mode
offset.
When the differential input signal is close to zero, it will still be above the VIT+ threshold, and the receiver output
will be High. Only when the differential input is more negative than VIT- will the receiver output transition to a Low
state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis
value VHYS (the separation between VIT+ and VIT– ) as well as the value of VIT+.
For the HVD17xx devices, the typical noise immunity is typically about 150 mV, which is the negative noise level
needed to exceed the VIT– threshold (VIT- TYP = –150 mV). In the worst case, the failsafe noise immunity is never
less than 40 mV, which is set by the maximum positive threshold (VIT+ MAX = –10 mV) plus the minimum
hysteresis voltage (VHYS MIN = 30 mV).
9.3.3 70-V Fault-Protection

The SN65HVD17xx family of RS-485 devices is designed to survive bus pin faults up to ±70V. The devices
designed for fast signaling rate (10 Mbps) will not survive a bus pin fault with a direct short to voltages above
30V when:
1. the device is powered on AND

2a. the driver is enabled (DE=HIGH) AND D=HIGH AND the bus fault is applied to the A pin OR
2b. the driver is enabled (DE=HIGH) AND D=LOW AND the bus fault is applied to the B pin
Under other conditions, the device will survive shorts to bus pin faults up to 70V. Table 1 summarizes the
conditions under which the device may be damaged, and the conditions under which the device will not be
damaged.

Feature Description (continued)

Table 1. Device Conditions
POWER DE D A B RESULTS
OFF X X -70V < VA < 70V -70V < VB < 70V Device survives
ON LO X -70V < VA < 70V -70V < VB < 70V Device survives
ON HI L -70V < VA < 70V -70V < VB < 30V Device survives
ON HI L -70V < VA < 70V 30V < VB Damage may occur
ON HI H -70V < VA < 30V -70V < VB < 30V Device survives
ON HI H 30V < VA -70V < VB < 30V Damage may occur
9.3.4 Additional Options

The SN65HVD17xx family also has options for J1708 applications, for always-enabled full-duplex versions
(industry-standard SN65LBC179 footprint) and for inverting-polarity versions, which allow users to correct a
reversal of the bus wires without re-wiring. Contact your local Texas Instruments representative for information
on these options.
Table 2. SN65HVD17xx Options for J1708 Applications

PART NUMBER SN65HVD17xx
FOOTPRINT/FUNCTION SLOW MEDIUM FAST
Half-duplex (176 pinout) 85 86 87
Full-duplex no enables (179 pinout) 88 89 90
Full-duplex with enables (180 pinout) 91 92 93
Half-duplex with cable invert 94 95 96
Full-duplex with cable invert and enables 97 98 99
J1708 08 09 10
1
R
2
RE
6
A
4
D
7
B
3
DE
S0309-01
Figure 15. SN65HVD1708E Transceiver for J1708 Applications
5
Y
3
D
6
Z
8
2 A
R 7
B
S0310-01
Figure 16. SN65HVD17xx Always-Enabled Driver Receiver

1
R
2
INV
6
A
4 7
D B
3
DE
1
RINV
2 12
R A
11
B
3
RE
8 9
DINV Y
5 10
D Z
4
DE
S0311-01
Figure 17. SN65HVD17xx Options With Inverting Feature to Correct for Miswired Cables
9.4 Device Functional Modes
Table 3. Driver Function Table
INPUT ENABLE OUTPUTS

D DE A B
H H H L Actively drive bus high
L H L H Actively drive bus low
X L Z Z Driver disabled
X OPEN Z Z Driver disabled by default
OPEN H H L Actively drive bus high by default
Table 4. Receiver Function Table
DIFFERENTIAL INPUT ENABLE OUTPUT

VID = VA – VB RE R
VIT+ < VID L H Receive valid bus high
VIT– < VID < VIT+ L ? Indeterminate bus state
VID < VIT– L L Receive valid bus low
X H Z Receiver disabled
X OPEN Z Receiver disabled by default
Open-circuit bus L H Fail-safe high output
Short-circuit bus L H Fail-safe high output
Idle (terminated) bus L H Fail-safe high output

10 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
10.1 Application Information

The SN65HVD17xx family consists of both half-duplex and full-duplex transceivers that can be used for
asynchronous data communication. Half-duplex implementations require one signaling pair (two wires), while full-
duplex implementations require two signaling pairs (four wires). The driver and receiver enable pins of the
SN65HVD17xx family allow for control over the direction of data flow. Since it is common for multiple transceivers
to share a common communications bus, care should be taken at the system level to ensure that only one driver
is enabled at a time. This avoids bus contention, a fault condition in which multiple drivers attempt to send data
at the same time.
10.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line
reflections, each cable end is terminated with a termination resistor, RT, whose value matches the characteristic
impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer
cable length.
R R R R
A A
RE RE
RT RT
B B
DE DE
D D D D
A B A B
R R
D D
R RE DE D R RE DE D
Figure 18. Typical RS-485 Network With Half-duplex Transceivers
Y A
R D Z RT RT B R R
DE RE
Master Slave
RE DE
B Z
D R A RT RT Y D D
A B Z Y
R Slave
D
R RE DE D
Figure 19. Typical RS-485 Network With Full-duplex Transceivers

Typical Application (continued)

10.2.1 Design Requirements
RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of
applications with varying requirements, such as distance, data rate, and number of nodes.
10.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the
short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485
systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at
distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or
10%.
10000
5%, 10%, and 20% Jitter
Cable Length (ft)
1000
Conservative
Characteristics
100
10
100 1k 10k 100k 1M 10M 100M
Data Rate (bps)
Figure 20. Cable Length vs Data Rate Characteristic
Even higher data rates are achievable (for example, 10 Mbps for the SN65HVD1787 and SN65HVD1793) in
cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not
degrade the data.
10.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as
the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce
reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of
a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as
shown in Equation 1.
L stub £ 0.1´ tr ´ v ´ c
where
• tr is the 10/90 rise time of the driver
• c is the speed of light (3 × 108 m/s)
• v is the signal velocity of the cable or trace as a factor of c (1)
10.2.1.3 Receiver Failsafe

The differential receiver of the SN75HVD17xx family is failsafe to invalid bus states caused by:
• Open bus conditions, such as a disconnected connector
• Shorted bus conditions, such as cable damage shorting the twisted-pair together
• Idle bus conditions that occur when no driver on the bus is actively driving
n any of these cases, the differential receiver will output a failsafe logic high state so that the output of the
receiver is not indeterminate.

Typical Application (continued)

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the “input indeterminate” range
does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver
output must output a high when the differential input VID is more positive than +200 mV, and must output a low
when VID is more negative than -200 mV. The receiver parameters which determine the failsafe performance are
VIT(+) and VIT(-). As shown in the Electrical Characteristics table, differential signals more negative than -200 mV
will always cause a low receiver output, and differential signals more positive than +200 mV will always cause a
high receiver output.
When the differential input signal is close to zero, it is still above the maximum VIT(+) threshold of -10 mV, and the
receiver output will be high.
10.2.2 Detailed Design Procedure

Although the SN65HVD17xx family is internally protected against human-body-model ESD strikes up to 16 kV,
additional protection against higher-energy transients can be provided at the application level by implementing
external protection devices.
10.2.3 Application Curve
Figure 21. SN65HVD1785 Differential Output at 115 kbps
11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-
nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple
present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and
inductance of the PCB power planes.

12 Layout
12.1 Layout Guidelines

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100-
nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple
present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and
inductance of the PCB power planes.
1. Place the protection circuitry close to the bus connector to prevent noise transients from entering the board.
2. Use VCC and ground planes to provide low-inductance power distribution. Note that high-frequency currents
tend to follow the path of least inductance and not the path of least resistance.
3. Design the protection components into the direction of the signal path. Do not force the transient currents to
divert from the signal path to reach the protection device.
4. Apply 100-nF-to-220-nF bypass capacitors as close as possible to the VCC pins of transceiver, UART, or
controller ICs on the board.
5. Use at least two vias for VCC and ground connections of bypass capacitors and protection devices to
minimize effective via-inductance.
6. Use 1-kΩ-to-10-kΩ pullup and pulldown resistors for enable lines to limit noise currents in these lines during
transient events.
7. Insert series pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the
specified maximum voltage of the transceiver bus terminals. These resistors limit the residual clamping
current into the transceiver and prevent it from latching up.
8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide
varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient
blocking units (TBUs) that limit transient current to less than 1 mA.
12.2 Layout Example
5
Via to ground
C 4 Via to VCC
R
6 R
R 1
JMP
MCU 7 R
R 5
TVS
6 R
SN65HVD1785 5
Figure 22. Layout Example (Half-Duplex Transceiver)

Layout Example (continued)
5
C 4
R Via to ground
Via to VCC
6 R 1
JMP
R
MCU 7 R 5
TVS
R
6 R
R 1
7
JMP
R
R 5
TVS
5 SN65HVD1791
Figure 23. Layout Example (Full-Duplex Transceiver)
13 Device and Documentation Support
13.1 Documentation Support

For related documentation see the following:
SN65HVD1781, Fault-Protected RS-485 Transceivers With 3.3-V to 5-V Operation, (SLLS877)
13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 5. Related Links

TECHNICAL TOOLS & SUPPORT &
PARTS PRODUCT FOLDER SAMPLE & BUY
DOCUMENTS SOFTWARE COMMUNITY
SN65HVD1785 Click here Click here Click here Click here Click here

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
13.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
13.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
13.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM
www.ti.com 24-Aug-2018
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
SN65HVD1785D ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 105 VP1785
& no Sb/Br)
SN65HVD1785DG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 105 VP1785
& no Sb/Br)
SN65HVD1785DR ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 105 VP1785
& no Sb/Br)
SN65HVD1785DRG4 ACTIVE SOIC D 8 2500 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 105 VP1785
& no Sb/Br)
SN65HVD1785P ACTIVE PDIP P 8 50 Green (RoHS CU NIPDAU N / A for Pkg Type -40 to 105 65HVD1785
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
SN65HVD1791DG4 ACTIVE SOIC D 14 50 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 105 VP1791
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
Addendum-Page 1
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
& no Sb/Br)
& no Sb/Br)
& no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
OTHER QUALIFIED VERSIONS OF SN65HVD1792 :
• Enhanced Product: SN65HVD1792-EP
NOTE: Qualified Version Definitions:
• Enhanced Product - Supports Defense, Aerospace and Medical Applications
Addendum-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com 20-Mar-2015
TAPE AND REEL INFORMATION
*All dimensions are nominal

Device Package Package Pins SPQ Reel Reel A0 B0 K0 P1 W Pin1
Type Drawing Diameter Width (mm) (mm) (mm) (mm) (mm) Quadrant
(mm) W1 (mm)
SN65HVD1785DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
SN65HVD1786DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
SN65HVD1787DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
SN65HVD1791DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
SN65HVD1792DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
SN65HVD1793DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 20-Mar-2015
*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
SN65HVD1785DR SOIC D 8 2500 367.0 367.0 35.0
SN65HVD1786DR SOIC D 8 2500 367.0 367.0 35.0
SN65HVD1787DR SOIC D 8 2500 367.0 367.0 35.0
SN65HVD1791DR SOIC D 14 2500 367.0 367.0 38.0
SN65HVD1792DR SOIC D 14 2500 367.0 367.0 38.0
SN65HVD1793DR SOIC D 14 2500 367.0 367.0 38.0
Pack Materials-Page 2
PACKAGE OUTLINE
D0008A SCALE 2.800
SOIC - 1.75 mm max height
SMALL OUTLINE INTEGRATED CIRCUIT
SEATING PLANE
.228-.244 TYP
[5.80-6.19]
.004 [0.1] C
A PIN 1 ID AREA
6X .050
[1.27]
8
1
.189-.197 2X
[4.81-5.00] .150
NOTE 3 [3.81]
4X (0 -15 )
4
5
8X .012-.020
B .150-.157 [0.31-0.51]
.069 MAX
[3.81-3.98] .010 [0.25] C A B [1.75]
NOTE 4
.005-.010 TYP
[0.13-0.25]
4X (0 -15 )
SEE DETAIL A
.010
[0.25]
.004-.010
0 -8 [0.11-0.25]
.016-.050
[0.41-1.27] DETAIL A
(.041) TYPICAL
[1.04]
4214825/C 02/2019
NOTES:
1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.
www.ti.com
EXAMPLE BOARD LAYOUT
D0008A SOIC - 1.75 mm max height
8X (.061 )
[1.55]
SYMM SEE
DETAILS
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
[0.05]
5
4
6X (.050 )
[1.27]
(.213)
[5.4]
LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN
SCALE:8X
SOLDER MASK SOLDER MASK

METAL METAL UNDER
OPENING OPENING SOLDER MASK
EXPOSED
METAL EXPOSED
METAL
.0028 MAX .0028 MIN
[0.07] [0.07]
ALL AROUND ALL AROUND
NON SOLDER MASK SOLDER MASK

DEFINED DEFINED
SOLDER MASK DETAILS
4214825/C 02/2019
NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
www.ti.com
EXAMPLE STENCIL DESIGN
D0008A SOIC - 1.75 mm max height
8X (.061 )
[1.55] SYMM
1
8
8X (.024)
[0.6] SYMM
(R.002 ) TYP
5 [0.05]
4
6X (.050 )
[1.27]
(.213)
[5.4]
SOLDER PASTE EXAMPLE

BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X
4214825/C 02/2019
NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
9. Board assembly site may have different recommendations for stencil design.
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated

Sn65h Vd1785 RS-485 Transceivers

Uploaded by

Copyright:

Available Formats

Sn65h Vd1785 RS-485 Transceivers

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Sn65h Vd1785 RS-485 Transceivers

Uploaded by

Copyright:

Available Formats

Product Sample & Technical Tools & Support &

Folder Buy Documents Software Community

SN65HVD1785, SN65HVD1786, SN65HVD1787

SN65HVD17xx Fault-Protected RS-485 Transceivers With Extended Common-Mode Range

Example of Bus Short to Power Supply

Changes from Revision H (February 2010) to Revision I Page

Changes from Revision G (April 2009) to Revision H Page

• Deleted 70-V from the data sheet title.................................................................................................................................... 1

Changes from Revision F (November 2008) to Revision G Page

2 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: SN65HVD1785 SN65HVD1786 SN65HVD1787 SN65HVD1791 SN65HVD1792 SN65HVD1793

Changes from Revision E (July 2008) to Revision F Page

• Added to Title: With Extended Common-Mode Range .......................................................................................................... 1

Changes from Revision D (June 2008) to Revision E Page

• Changed - Removed Product Preview label .......................................................................................................................... 4

Changes from Revision C (March 2008) to Revision D Page

• Added Features Bullet: Power-Up, Power-Down Glitch-Free Operation................................................................................ 1

Changes from Revision B (March 2008) to Revision C Page

Changes from Revision A (March 2008) to Revision B Page

Changes from Original (January 2008) to Revision A Page

Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 3

5 Product Selection Guide

PART NUMBER DUPLEX SIGNALING RATE NODES CABLE LENGTH

6 Pin Configuration and Functions

Pin Functions (SN65HVD1785, SN65HVD1786, SN65HVD1787)

4 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: SN65HVD1785 SN65HVD1786 SN65HVD1787 SN65HVD1791 SN65HVD1792 SN65HVD1793

Pin Functions (SN65HVD1791, SN65HVD1792, SN65HVD1793)

Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 5

7.2 ESD Ratings

7.3 Recommended Operating Conditions

7.4 Thermal Information

6 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: SN65HVD1785 SN65HVD1786 SN65HVD1787 SN65HVD1791 SN65HVD1792 SN65HVD1793

7.5 Electrical Characteristics

Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 7

7.6 Thermal Considerations

7.7 Switching Characteristics

8 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: SN65HVD1785 SN65HVD1786 SN65HVD1787 SN65HVD1791 SN65HVD1792 SN65HVD1793

Switching Characteristics (continued)

Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 9

7.8 Typical Characteristics

ICC − RMS Supply Current − mA

10 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: SN65HVD1785 SN65HVD1786 SN65HVD1787 SN65HVD1791 SN65HVD1792 SN65HVD1793

8 Parameter Measurement Information

Figure 5. Measurement of Driver Differential Output Voltage With Common-Mode Load

NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 11

Parameter Measurement Information (continued)

NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

12 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated

Product Folder Links: SN65HVD1785 SN65HVD1786 SN65HVD1787 SN65HVD1791 SN65HVD1792 SN65HVD1793

Parameter Measurement Information (continued)

Figure 11. Measurement of Receiver Enable/Disable Times With Driver Enabled

Copyright © 2008–2015, Texas Instruments Incorporated Submit Documentation Feedback 13

Parameter Measurement Information (continued)

Figure 12. Measurement of Receiver Enable Times With Driver Disabled

14 Submit Documentation Feedback Copyright © 2008–2015, Texas Instruments Incorporated