The RS-485 Design Guide: Application Report

Download as pdf or txt
Download as pdf or txt
You are on page 1of 9

www.ti.

com Trademarks

Application Report
The RS-485 Design Guide

Thomas Kugelstadt HPL - Interface


ABSTRACT
As a short compendium for successful data transmission design, this application report discusses the important
aspects of the RS-485 standard.

Trademarks
All trademarks are the property of their respective owners.
1 Introduction
In 1983, the Electronics Industries Association (EIA) approved a new balanced transmission standard called
RS-485. Finding widespread acceptance and usage in industrial, medical, and consumer applications, RS-485
has become the industry’s interface workhorse.
This application report presents design guidelines for engineers new to the RS-485 standard that can help them
accomplish a robust and reliable data transmission design in the shortest time possible.
This application report presents design guidelines for engineers new to the RS-485 standard that can help them
accomplish a robust and reliable data transmission design in the shortest time possible.
2 Standard and Features
RS-485 is an electrical-only standard. In contrast to complete interface standards, which define the functional,
mechanical, and electrical specifications, RS-485 only defines the electrical characteristics of drivers and
receivers that could be used to implement a balanced multipoint transmission line.
This standard, however, is intended to be referenced by higher level standards, such as DL/T645, for example,
which defines the communication protocol for electronic energy-meters in China, specifying RS-485 as the
physical layer standard.
Key features of RS-485 are:
• Balanced interface
• Multipoint operation from a single 5-V supply
• –7-V to +12-V bus common-mode range
• Up to 32 unit loads
• 10-Mbps maximum data rate (at 40 feet)
• 4000-foot maximum cable length (at 100 kbps)
3 Network Topology
The RS-485 standards suggests that its nodes be networked in a daisy-chain, also known as party line or bus
topology (see Figure 3-1. In this topology, the participating drivers, receivers, and transceivers connect to a main
cable trunk via short network stubs. The interface bus can be designed for full-duplex or half-duplex transmission
(see Figure 3-2).

Figure 3-1. RS-485 Bus Structure

SLLA272D – FEBRUARY 2008 – REVISED MAY 2021 The RS-485 Design Guide 1
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Signal Levels www.ti.com

The full-duplex implementation requires two signal pairs, (four wires), and full-duplex transceivers with separate
bus access lines for transmitter and receiver. Full-duplex allows a node to simultaneously transmit data on one
pair while receiving data on the other pair.

RT to Master RT RT RT

RT from Master RT

Figure 3-2. Full-Duplex and Half-Duplex Bus Structures in RS-485

In half-duplex, only one signal pair is used, requiring the driving and receiving of data to occur at different times.
Both implementations necessitate the controlled operation of all nodes via direction control signals, such as
Driver/Receiver Enable signals, to ensure that only one driver is active on the bus at any time. Having more than
one driver accessing the bus at the same time leads to bus contention, which, at all times, must be avoided
through software control.
4 Signal Levels
RS-485 standard conform drivers provide a differential output of a minimum 1.5 V across a 54-Ω load, whereas
standard conform receivers detect a differential input down to 200 mV. The two values provide sufficient margin
for a reliable data transmission even under severe signal degradation across the cable and connectors. This
robustness is the main reason why RS-485 is well suited for long-distance networking in noisy environment.

D + 1.5 V - 1.5 V + 200 mV - 200 mV


R

Figure 4-1. RS-485 Specified Minimum Bus Signal Levels

5 Cable Type
RS-485 applications benefit from differential signaling over twisted-pair cable, because noise from external
sources couple equally into both signal lines as common-mode noise, which is rejected by the differential
receiver input.
Industrial RS-485 cables are of the sheathed, unshielded, twisted-pair type, (UTP), with a characteristic
impedance of 120 W and 22–24 AWG. Figure 5-1 shows the cross-section of a four-pair, UTP cable
typically used for two full-duplex networks. Similar cables, in two-pair and single-pair versions, are available
to accommodate the low-cost design of half-duplex systems.
Cable : Belden 3109A
Conductor
Type : 4 - pair, 22 AWG PLCT /CM
Insulation
Impedance : 120 W
Cable Shield

Sheath
Capacitance : 11 pF/ft
Velocity : 78% (1.3 ns/ft)

Figure 5-1. Example of RS-485 Communication Cable

Beyond the network cabling, it is mandatory that the layout of printed-circuit boards and the connector pin
assignments of RS-485 equipment maintain the electrical characteristics of the network by keeping both signal
lines close and equidistant to another.

2 The RS-485 Design Guide SLLA272D – FEBRUARY 2008 – REVISED MAY 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
www.ti.com Bus Termination and Stub Length

6 Bus Termination and Stub Length


Data transmission lines should always be terminated and stubs should be as short as possible to avoid
signal reflections on the line. Proper termination requires the matching of the terminating resistors, RT, to the
characteristic impedance, Z0, of the transmission cable. Because the RS-485 standard recommends cables with
Z0 = 120 W, the cable trunk is commonly terminated with 120-W resistors, one at each cable end (see Figure
6-1, left).

60 W 60 W
220pF 220 pF
RT 120 W 120 W RT

60 W 60 W

Figure 6-1. Proper RS-485 Terminations

Applications in noisy environments often have the 120-Ω resistors replaced by two 60-Ω, low-pass filters to
provide additional common-mode noise filtering, (see Figure 6-1, right). It is important to match the resistor
values, (preferably with 1% precision resistors), to ensure equal rolloff frequencies of both filters. Larger resistor
tolerances, (i.e., 20%), cause the filter corner frequencies to differ and common-mode noise to be converted into
differential noise, thus compromising the receiver’s noise immunity.
The electrical length of a stub, (the distance between a transceiver and cable trunk), should be shorter than 1/10
of the driver’s output rise time, and is given through:

tr
LStub £ xvxc
10 (1)

Where:
• LStub = maximum stub length (ft)
• tr = driver (10/90) rise time (ns)
• v = signal velocity of the cable as factor of c
• c = speed of light (9.8 x 108 ft/s).
Table 6-1 lists the maximum stub lengths of the cable in Figure 5-1, (78% velocity), for various driver rise times.
Table 6-1. Stub Length Versus Rise Time
SIGNAL RATE RISE TIME MAXIMUM STUB LENGTH
DEVICE
[kbps] tr [ns] [ft]
SN65HVD12 1000 100 7
SN65LBC184 250 250 19
SN65HVD3082E 200 500 38

Note
Drivers with long rise times are well suited for applications requiring long stub lengths and reduced,
device-generated EMI.

7 Failsafe
Failsafe operation is a receiver’s ability to assume a determined output state in the absence of an input signal.
Three possible causes can lead to the loss of signal (LOS):
1. Open-circuit, caused by a wire break or by the disconnection of a transceiver from the bus
2. Short-circuit, caused by an insulation fault connecting the wires of a differential pair to another

SLLA272D – FEBRUARY 2008 – REVISED MAY 2021 The RS-485 Design Guide 3
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Bus Loading www.ti.com

3. Idle-bus, occurring when none of the bus drivers is active.


Because these conditions can cause conventional receivers to assume random output states when the input
signal is zero, modern transceiver designs include biasing circuits for open-circuit, short-circuit, and idle-bus
failsafe, that force the receiver output to a determined state, under an LOS condition.
A drawback of these failsafe designs is their worst-case noise margin of 10 mV only, thus requiring external
failsafe circuitry to increase noise margin for applications in noisy environments.
An external failsafe circuit consists of a resistive voltage divider that generates sufficient differential bus voltage,
to drive the receiver output into a determined state. To ensure sufficient noise margin, VAB must include the
maximum differential noise measured in addition to the 200-mV receiver input threshold, VAB = 200 mV + VNoise.

VBUS-mim
RB =
VAB x (1 / 375 + 4 / Z0 ) (2)

For a minimum bus voltage of 4.75 V, (5 V – 5%), VAB = 0.25 V, and Z0 = 120 W, RB yields 528 W. Inserting two
523-W resistors in series to RT establishes the failsafe circuit shown in Figure 7-1.

V Bus

RB
523 W

RT RT
120 W 120 W

RB
523 W

Figure 7-1. External Idle-Bus Failsafe Biasing

8 Bus Loading
Because a driver's output depends on the current it must supply into a load, adding transceivers and failsafe
circuits to the bus increases the total load current required. To estimate the maximum number of bus loads
possible, RS-485 specifies a hypothetical term of a unit load (UL), which represents a load impedance of
approximately 12 kW. Standard-compliant drivers must be able to drive 32 of these unit loads. Today’s
transceivers often provide reduced unit loading, such as 1/8 UL, thus allowing the connection of up to 256
transceivers on the bus.
Because failsafe biasing contributes up to 20 unit loads of bus loading, the maximum number of transceivers, N,
is reduced to:

32 ULSTANDARD - 20 UL FAILSAFE
N =
UL per transceiver (3)

Thus, when using 1/8-UL transceivers, it is possible to connect up to a maximum of 96 devices to the bus.
9 Data Rate Versus Bus Length
The maximum bus length is limited by the transmission line losses and the signal jitter at a given data rate.
Because data reliability sharply decreases for a jitter of 10% or more of the baud period, Figure 9-1 shows the
cable length versus data rate characteristic of a conventional RS-485 cable for a 10% signal jitter.

4 The RS-485 Design Guide SLLA272D – FEBRUARY 2008 – REVISED MAY 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
www.ti.com Minimum Node Spacing

10000

CableLength [m]
1000 3

2
100

1
10
0.1 1 10 100
Data Rate [Mbps]
A. Section 1 of the graph presents the area of high data rates over short cable length. Here, the losses of the transmission line can be
neglected and the data rate is mainly determined by the driver’s rise time. Although the standard recommends 10 Mbps, today’s fast
interface circuits can operate at data rates of up to 40 Mbps.
B. Section 2 shows the transition from short to long data lines. The losses of the transmission lines have to be taken into account. Thus,
with increasing cable length, the data rate must be reduced. A rule of thumb states that the product of the line length [m] times the data
rate [bps] should be < 107. This rule is far more conservative than today's cable performance and will therefore show less length at a
given data rate than the graph presents.
C. Section 3 presents the lower frequency range where the line resistance, and not the switching, limits the cable length. Here, the cable
resistance approaches the value fo the termination resistor. This voltage divider diminishes the signal by -6 dB. For a 22 AWG cable,
120 W, UTP, this occurs at approximately 1200 m.

Figure 9-1. Cable Length Versus Data Rate

10 Minimum Node Spacing


The RS-485 bus is a distributed parameter circuit whose electrical characteristics are primarily defined by the
distributed inductance and capacitance along the physical media, which includes the interconnecting cables and
printed-circuit board traces.
Adding capacitance to the bus in the form of devices and their interconnections lowers the bus impedance and
causes impedance mismatches between the media and the loaded section of the bus. Input signals arriving at
these mismatches are partially reflected back to the signal source distorting the driver output signal.
Ensuring a valid receiver input voltage level during the first signal transition from an output driver anywhere on
the bus requires a minimum loaded bus impedance of Z′ > 0.4 x Z0, which can be achieved by keeping the
minimum distance, d, between bus nodes:

CL
d>
5.25 x C ' (4)

Where CL is the lumped load capacitance and C, the media capacitance (cable or PCB trace) per unit length.

SLLA272D – FEBRUARY 2008 – REVISED MAY 2021 The RS-485 Design Guide 5
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Grounding and Isolation www.ti.com

0 .5
C L ( pF )

0 .4 100
60

Dis tan ce (m)


40
0 .3 20
10

0 .2

0 .1

0
40 50 60 70 80
Media - Distributed Capacitance - (pF /m )

Figure 10-1. Minimum Node Spacing With Device and Media Capacitance

Equation 4 presents the relationship for the minimum device spacing as a function of the distributed media and
lumped-load capacitance; Figure 10-1 shows this relationship graphically.
Load capacitance includes contributions from the line circuit bus pins, connector contacts, printed-circuit board
traces, protection devices, and any other physical connections to the trunk line as long as the distance from the
bus to the transceiver (the stub) is electrically short.
Putting some values to the individual capacitance contributions:
• 5-V transceivers typically possess a capacitance of 7 pF, whereas 3-V transceivers have approximately twice
that capacitance at 16 pF. Board traces add approximately 0.5 to 0.8 pF/cm depending on their construction.
Connector and suppression device capacitance can vary widely. Media distributed capacitance ranges from
40 pF/m for low capacitance, unshielded, twisted-pair cable to 70 pF/m for backplanes.
11 Grounding and Isolation
When designing a remote data link, the designer must assume that large ground potential differences (GPD)
exist. These voltages add as common-mode noise, Vn, to the transmitter output. Even if the total superimposed
signal is within the receiver’s input common-mode range, relying on the local earth ground as a reliable path for
the return current is dangerous (see Figure 11-1a).
Vcc1 Vcc2 Vcc1 Vcc2 Vcc1 Vcc2

Vn Vn Vn

high loop current low loop current


GPD
2 3 2 3 100O 100O
Ground loop Circuit Ground loop Circuit
ground ground
2 3
Electrical Installation Electrical Installation

Electrical Installation
1 1

a) b) 1
c)

Figure 11-1. Design Pitfalls to be Aware off: a) High GPD, b) High Loop Current, c) Reduced Loop
Current, Yet Highly Sensitive to Induced Noise Due to Large Ground Loop

Because remote nodes are likely to draw their power from different sections of the electrical installation,
modification to the installation, (i.e., during maintenance work), can increase the GPD to the extent that the
receiver’s input common-mode range is exceeded. Thus, a data link working today might cease operation
sometime in the future.

6 The RS-485 Design Guide SLLA272D – FEBRUARY 2008 – REVISED MAY 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
www.ti.com Conclusion

The direct connection of remote grounds through ground wire also is not recommended (see Figure 11-1b), as
this causes large ground loop currents to couple into the data lines as common-mode noise.
To allow for a direct connection of remote grounds, the RS485 standard recommends the separation of device
ground and local system ground via the insertion of resistors (Figure 11-1c). Although this approach reduces
loop current, the existence of a large ground loop keeps the data link sensitive to noise generated somewhere
else along the loop. Thus, a robust data link has not been established yet.
The approach to tolerate GPDs up to several kilovolts across a robust RS-485 data link and over long distance is
the galvanic isolation of the signal and supply lines of a bus transceiver from its local signal and supply sources
(see Figure 11-2).
Supply
Isolator
VREG L2
SMPS

L1 VREG N2
XCVR XCVR
SMPS
N1 Local Local
Processing Processing
Circuit Circuit

Signal
PE 1 Isolator PE 2

2 3

Figure 11-2. Isolation of Two Remote Transceiver Stations With Single-Ground Reference

In this case, supply isolators, such as isolated DC/DC converters, and signal isolators, such as digital, capacitive
isolators, prevent current flow between remote system grounds and avoid the creation of current loops.
Whereas Figure 11-2 shows the detailed connection of only two transceiver nodes, Figure 11-3 gives an
example for multiple, isolated transceivers. All transceivers but one connect to the bus via isolation. The
non-isolated transceiver on the left provides the single-ground reference for the entire bus.
Vcc1 Vcc4

R Non- R
Isolated
isolated
D
XCVR D
XCVR
GND1 GND4
Isolated

Isolated
XCVR

XCVR

GND2 R D Vcc2 GND3 R D Vcc3

Figure 11-3. Isolation of Multiple Fieldbus Transceiver Stations

12 Conclusion
The objective of this application report is to cover the main aspects of an RS-485 system design. Despite the
enormous amount of technical literature on the subject, this document’s intent is to provide system designers
new to RS-485 with design guidelines in a very comprehensive way.
Following the discussions presented in this document and consulting the detailed application reports in the
reference section can help accomplishing a robust, RS-485-compliant system design in the shortest time
possible.
Supporting the design effort, Texas Instruments provides an extensive product range of RS-485 transceivers.
Device features include low EMI, low-power (1/8 UL), high ESD protection (from 16 kV up to 30 kV), and
integrated failsafe functions for open-, short- and idle-bus conditions. For long-distance applications requiring
isolation, the product range extends to unidirectional and bidirectional, digital isolators in dual, triple and quad
versions (from DC to 150 Mbps), and isolated DC/DC converters
(with 3-V and 5-V regulated outputs), to provide the power supply across the isolation barrier.

SLLA272D – FEBRUARY 2008 – REVISED MAY 2021 The RS-485 Design Guide 7
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Conclusion www.ti.com

12.1 References
Further information is available at www.ti.com by entering the blue literature numbers that follow into the
Keyword Search field.
1. Removing Ground Noise in Data Transmission Systems application report (SLLA268)
2. Interface Circuits for TIA/EIA-485 (RS-485) design notes (SLLA036)
3. Detection of RS-485 Signal Loss, TI Analog Application Journal, 4Q 2006 (SLYT257)
4. Overtemperature Protection in RS-485 Line Circuits application report (SLLA200)
5. Device Spacing on RS-485 Buses, TI Analog Application Journal, 2Q 2006 (SLYT241)
6. PROFIBUS Electrical-Layer Solutions application report (SLLA177)
7. A Statistical Survey of Common-Mode Noise, TI Analog Application Journal, Nov 2000 (SLYT153)
8. Failsafe in RS-485 Data Buses, TI Analog Application Journal, 3Q 2004 (SLYT080)
9. The RS-485 Unit Load and Maximum Number of Bus Connections, TI Analog Application Journal, 1Q 2004
(SLYT086)
10. Using Signaling Rate and Transfer Rate application report (SLLA098)
11. Operating RS-485 Transceivers at Fast Signaling Rates application report (SLLA173)
12. RS-485 for E-Meter Applications application report (SLLA112)
13. Failsafe in RS-485 Data Buses, TI Analog Application Journal, 3Q 2004 (SLYT064)
14. Use Receiver Equalization to Extend RS-485 Data Communications application report (SLLA169)
15. The RS-485 Unit Load and Maximum Number of Bus Connections application report (SLLA166)
16. Comparing Bus Solutions application report (SLLA067)
17. RS-485 for Digital Motor Control Applications application report (SLLA143)
18. 422 and 485 Standards Overview and System Configurations application report (SLLA070)
19. TIA/EIA-485 and M-LVDS, Power and Speed Comparison application report (SLLA106)
20. Live Insertion with Differential Interface Products application report (SLLA107)
21. The ISO72x Family of High-Speed Digital Isolators application report (SLLA198)

13 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (October 2016) to Revision D (May 2021) Page
• Updated the numbering format for tables, figures and cross-references throughout the document...................1

Changes from Revision B (May 2008) to Revision C (October 2016) Page


• Changed Data Rate [bps] To: Data Rate [Mbps} in Figure 9-1 .......................................................................... 4

8 The RS-485 Design Guide SLLA272D – FEBRUARY 2008 – REVISED MAY 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party
intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,
costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either
on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s
applicable warranties or warranty disclaimers for TI products.IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated

You might also like