Infineon-AN-2021-02 Thermal Measurement For D2PAK On PCB-ApplicationNotes-v02 00-EN
Infineon-AN-2021-02 Thermal Measurement For D2PAK On PCB-ApplicationNotes-v02 00-EN
Infineon-AN-2021-02 Thermal Measurement For D2PAK On PCB-ApplicationNotes-v02 00-EN
Intended audience
Electronic engineers dealing with PCBs or other system designs.
Table of contents
About this document ....................................................................................................................... 1
Table of contents ............................................................................................................................ 1
1 Introduction .......................................................................................................................... 3
1.1 Aim ........................................................................................................................................................... 3
1.2 Independent variables ............................................................................................................................ 3
1.2.1 PCB layers ........................................................................................................................................... 3
1.2.2 Copper thickness................................................................................................................................ 3
1.2.3 Via size ................................................................................................................................................ 4
1.2.4 Number of vias ................................................................................................................................... 4
1.2.5 Heat sink ............................................................................................................................................. 4
2 Thermal measurement set-up.................................................................................................. 6
2.1 Measurement of power dissipation ........................................................................................................ 6
2.2 Measurement of temperature rise .......................................................................................................... 6
2.3 Temperature measurement point .......................................................................................................... 7
3 Measurement parameters ....................................................................................................... 8
3.1 Number of PCB layers and copper thickness ......................................................................................... 8
3.2 Through-hole technology (THT) vias diameter ...................................................................................... 8
3.3 Via matrix size .......................................................................................................................................... 8
3.4 Heat sink .................................................................................................................................................. 9
3.5 Existence of solder mask......................................................................................................................... 9
3.6 Current ................................................................................................................................................... 10
4 Test result and interpretation................................................................................................. 11
4.1 The influence of different types of PCB ................................................................................................ 11
4.2 The influence of different current......................................................................................................... 13
4.3 The influence of solder mask ................................................................................................................ 14
4.4 The influence of THT vias diameter ...................................................................................................... 16
Application Note Please read the Important Notice and Warnings at the end of this document V2.0
www.infineon.com page 1 of 25 2021/05/03
Thermal measurement for D2PAK on PCB
Thermal design recommendation and guideline for SMD package
Introduction
1 Introduction
Heat dissipation is a significant aspect of circuit design, especially in printed circuit board (PCB) layout. The
interaction between transistors, packages and PCBs must be carefully designed to optimize heat dissipation.
Heat sinks are not necessary for 1700 V CoolSiC™ MOSFETs in a surface-mount device (SMD) TO-263 package,
which has reduced system complexity and cooling efforts in the PCB design. Therefore, using 1700 V CoolSiC™
MOSFET will save space and lower the cost of the PCB
Generally, the capability of the SMD to dissipate heat is weaker than the though-hole device , so customers may
be concerned about the thermal transmission properties of this product. Hence, its thermal performance is
investigated and evaluated in this application note.
1.1 Aim
In the following experiment, the temperature increases of a 1700 V SiC MOSFET in a TO-263 package were
detected by studying different cases of PCB heat dissipation. From the test data, the effects of copper
thickness, MOSEFT current, via diameters, via matrix size, and the existence of solder mask and heat sinks were
analyzed. The investigation intended to determine the most suitable heat dissipation method under different
constraints for customers and engineers.
Pitch. 1.3mm
Diameter
0.3 / 0.4 / 0 .5 mm
The efficiency of heat sinks depends on the thermal conductivity, k, of the materials. It measures the ability of
heat conductance of a material. Table 1 lists the thermal conductivity of a range of materials. While silver has
relatively high thermal conductivity and dissipates heat fast, using silver heat sinks will be expensive.
Therefore, copper is commonly the best choice due to its reasonable price. Aluminum is also used when the
requirements for thermal dissipation is not a priority, as its conductivity is much lower than with copper.
The circuit used for thermal measurements is shown in Figure 4. In the test, the following devices are used:
The J-type thermocouple used has high sensitivity, linearity and stability. The temperature range of the
coverage measurement of a J-type thermocouple is -200 ~ 1200℃, although 0 ~ 750℃ is normally used. The
tolerance is around 2℃.
To begin with, the open circuit temperature Ta was measured. Then, the circuit was closed and the
temperature started to rise. 30 minutes later, the temperature Tc was recorded again when the heat dissipation
was stabilized. The temperature rise was obtained from:
ΔTc−a = Tc − Ta .
Airflow reduces the accuracy of the measurement data, so the test platform was equipped with a windproof
carton to get rid of this effect.
As shown in Figure 6, the measurement points are different in the two cases. The temperature is measured from
the top of the packages without heat sinks attached. When a heat sink was presented, the measurement point
was located at the side of the package.
3 Measurement parameters
3.1 Number of PCB layers and copper thickness
The difference between the four PCBs used in measurement are listed below:
Figure 7 above displays the boundary between the inner via matrix and outer via matrix. In order to check both
the impact of the arrangement and diameters of the vias on the temperature change, the combinations of
different sizes of outer via matrix and different diameters of inner vias were tested accordingly. The testing
conditions are listed in Table 2, Table 3 and Table 4.
With solder
mask
Without solder
mask
The diameter of the inner vias was 0.3 mm, and that of the outer vias was 0.5 mm.
3.6 Current
The current across the MOSFET body diode were set to the following values:
0.1 A
0.2 A
0.3 A
0.4 A
0.5 A
Table 7 Temperature rise ΔT of PCBs with different layers and via matrix at 0.3 A
Current is 0.3 A Via matrix
PCB variant 8X4 10X5 12X6 14X7 16X8
2L1OZ 46.84℃ 42.06℃ 36.71℃ 35.03℃ 29.37℃
2L2OZ 43.63℃ 39.23℃ 34.92℃ 32.54℃ 29.09℃
4L1OZ 40.25℃ 35.46℃ 33.09℃ 30.70℃ 28.78℃
4L2OZ 37.23℃ 32.89℃ 31.26℃ 29.55℃ 28.56℃
It is observed from Table 7 that there is a rising trend in ΔT in different via matrixes: 2L1OZ > 2L2OZ > 4L1OZ >
4L2OZ. As the size of the via matrix grows, the gap of ΔT between the 4 PCBs narrows. With the via matrix 8 x 4,
the temperature rise of 4L2OZ is about 10℃lower than that of 2L1OZ. With the via matrix 16x8, the temperature
rise of 4 PCBs is almost the same.
Figure 9 Temperature rise of different PCBs with different via matrix at 0.3 A
The reason for this is that the thickness of copper increases with the number of layers. As more copper is used
in the PCB, the heat dissipation rate increases accordingly. When there are fewer vias presented, the copper is
the main heat dissipation pathway. Due to the increase of the size of via matrix, the vias become the dominant
heat dissipation pathway.
Therefore, when the via matrix is small, the heat dissipation can be increased by selecting the PCB with more
layers or with greater copper thickness. But when the via matrix is large, increasing the number of PCB layers
and copper thickness no longer produces a significant effect.
So, the top layer is very important. When the copper size is large enough, most of the heat is conducted
by the top layer. Otherwise, we have to increase the number of PCB layers and copper thickness.
Table 8 Temperature rise under the current of 0.1 A to 0.5 A with different via matrixes on 2L1OZ PCB
PCB is 2L1OZ Via matrix (℃)
Current 8X4 10X5 12X6 14X7 16X8
0.1 A 14.64 13.08 11.67 10.68 9.47
0.2 A 29.62 26.83 24.33 22.65 19.49
0.3 A 46.84 42.06 36.71 35.03 29.37
0.4 A 59.67 52.24 46.31 43.24 37.82
0.5 A 73.14 65.88 59.96 56.68 50.69
Figure 10 Temperature rise under the current of 0.1 A to 0.5 A with different via matrixes on a 2L1OZ
PCB
It can be observed from the chart that if the current increases (which means the power increases), ΔT will increase.
When the current is small, the difference between the temperature rises of various via matrixes is negligible.
When the current is large, the difference is also large.
For a 2L1OZ PCB, at 0.1 A, the temperature rises with these 5 via matrixes are within 12 +/- 3℃. But at 0.5 A, the
temperature change with an 8x4 via matrix is about 23℃ higher than 16x8. In other words, ΔT of 2L1OZ PCB is
affected greater by the current, as the slope is steeper.
Therefore, when the current is small, the number of THT vias has little influence on the temperature rise. When
the current increases, the number of THT vias has a greater influence on the temperature rise. It can also be seen
from Figure 10 above that the temperature rise decreases with the growth of the via matrix at different currents.
The data in Table 9 above could be transferred to the Figure 11 below. The average temperature improvement
was about 3 ~4℃.
With solder mask Without solder mask With solder mask Without solder mask
With solder mask Without solder mask With solder mask Without solder mask
The above charts show that the solder mask affects temperature rise. The temperature rise without solder mask
is about 3-4℃ lower.
Table 11 Temperature rise in 4L1OZ PCB with/without solder mask at different currents
PCB type is 4L1OZ 0.1 A 0.3 A 0.5 A
10X5 12X6 14X7 16X8 10X5 12X6 14X7 16X8 10X5 12X6 14X7 16X8
With solder mask (℃) 10.22 9.79 9.40 9.17 35.46 33.09 30.70 28.78 65.18 62.20 60.65 53.76
Without solder mask (℃) 9.13 9.02 7.88 7.78 32.71 30.41 27.64 25.25 60.30 57.47 54.81 48.45
Temp. difference (℃) 1.09 0.77 1.52 1.39 2.75 2.68 3.06 3.53 4.88 4.55 5.84 5.31
Average (℃) 1.2 3 5.1
Table 11 illustrates that the minimum difference between temperature rises with and without solder mask was
about 1°C. The maximum difference was about 5°C.
Assuming the forward voltage was Vf=2.5 V, the total power at 0.3 A was P = Vf X If = 2.5 V X 0.3 A = 0.75 W. The
temperature difference was ΔT = 3℃, the thermal resistance difference was ΔRthja = ΔT/P = 3℃/0.75 W = 4 ℃/W.
The test results from Table 13 above could be transferred to Figure 14 below.
Application Note 16 of 25 V2.0
2021/05/03
Thermal measurement for D2PAK on PCB
Thermal design recommendation and guideline for SMD package
Test result and interpretation
It can be observed from the above four figures that almost all via matrixes with a via diameter of 0.4 mm result in
the lowest temperature rise on different PCBs. They have the most significant effect on the PCBs with 1 oz. copper
thickness.
It should be noted that when the via matrix was small and a 2 oz. copper thickness PCB was applied, the 0.3
mm via diameter also had an advantage in heat dissipation. Sometimes it has better performance than the 0.4
mm one (for example, with the via matrix 12x6 on a 2 oz. copper PCB).
Moreover, the temperature rises with different diameters of THT vias under different currents are analyzed. Let
us take a 4L1OZ PCB as an example:
Table 14 Temperature rise with 0.3, 0.4 and 0.5 mm inner via diameters at 0.1, 0.3 and 0.5 A on 4L1OZ
4L1OZ (Unit: ℃) 0.1 A 0.3 A 0.5 A
8x4 12X6 14X7 16X8 8x4 12X6 14X7 16X8 8x4 12X6 14X7 16X8
Inner via 0.3 mm 11.81 9.99 9.40 9.17 40.25 33.09 30.70 28.78 72.50 62.20 60.65 53.76
Inner via 0.4 mm 10.87 9.75 8.14 6.95 34.90 32.08 27.40 25.79 62.73 57.04 48.21 43.65
Inner via 0.5 mm 11.55 10.61 9.30 8.72 36.29 32.87 30.06 29.82 63.30 59.45 53.18 50.12
Table 14 further illustrates that under different current conditions, the 0.4 mm diameter had the advantage in
heat dissipation. In other words, the temperature rises with the 0.4 mm via matrixes is lower. It is worth
mentioning that this advantage is more significant in the case of high current.
Figure 15 Temperature rise with 0.3, 0.4 and 0.5 mm diameters at 0.1, 0.3 and 0.5 A
According to the test result, we could conclude that 0.4 mm diameter produces the best thermal performance
compared with 0.3 mm and 0.5 mm. It indicated that top-layer copper is very important for heat transmission,
while the air inside the thermal vias is an inefficient thermal conductor. Hence, there is a trade-off between
increasing the amount of copper and the volume of air through the vias.
Table 15 Temperature rise of different heat sinks on 2L1OZ/2OZ and 4L1OZ/2OZ PCB at 0.1, 0.3 and 0.5 A
PCB type and current 0.1 A 0.3 A 0.5 A
2L1OZ 2L2OZ 4L1OZ 4L2OZ 2L1OZ 2L2OZ 4L1OZ 4L2OZ 2L1OZ 2L2OZ 4L1OZ 4L2OZ
Without heat sink (℃) 15.94 15.74 15.17 14.50 52.34 48.49 45.87 44.16 87.56 81.22 77.75 74.18
With heat sink HS1(℃) 14.19 12.54 12.10 12.01 44.94 44.18 42.67 41.09 79.02 74.75 67.93 64.00
With heat sink HS2(℃) 15.15 14.57 13.68 13.27 47.76 45.29 43.21 42.66 83.33 74.47 71.08 70.80
Figure 16 Temperature rise of different heat sinks at 0.1, 0.3 and 0.5 A
From the above chart, it is clear that heat sinks produce a positive effect on heat dissipation. Under large currents,
adding a heat sink reduced the temperature rise by about 10℃.
Additionally, HS1 had better performance than HS2 in heat dissipation, since HS1 was made of copper while HS2
was made of aluminum.
Table 16 Temperature rise under the current of 0.1 A 0.3 A and 0.5 A with different heat sinks on 4L1OZ PCB
PCB type: 4L1OZ Heat sink
current No HS HS1 HS2
0.1 A 15.17℃ 12.10℃ ΔT= 3.07℃ 13.68℃ ΔT=1.49℃
0.3 A 45.87℃ 42.67℃ ΔT= 3.2℃ 43.21℃ ΔT=2.66℃
0.5 A 77.75℃ 67.93℃ ΔT= 9.82℃ 71.08℃ ΔT=6.67℃
Table 17 Temperature rise under the current of 0.1 A 0.3 A and 0.5 A with different via matrixes on 4L1OZ PCB
PCB type: 4L1OZ Via matrixes
Via matrix 8X4 (67.45 mm2) 12X6 (163.94 mm2) 14X7 (229.35 mm2) 16X8 (309.92 mm2)
0.1 A 10.87℃ 9.75℃ ΔT=1.12℃ 8.14℃ ΔT=2.73℃ 6.95 ℃ ΔT=3.92℃
0.3 A 34.90℃ 32.08℃ ΔT=2.82℃ 27.40℃ ΔT=7.5℃ 25.79 ℃ ΔT=9.11℃
0.5 A 62.73℃ 57.04℃ ΔT=5.69℃ 48.21℃ ΔT=14.52℃ 43.65 ℃ ΔT=19.08℃
By subtracting the value of the 12x6, 14x7 and 16x8 via matrixes with 8x4 via matrix, the effect of increasing heat
dissipation area on temperature rise can be found. In the same way, by subtracting the value of HS1 and HS2
with the value No HS, the effect of the heat sink on temperature rise can be found.
Based on the above analysis, the new data are as follows:
Firstly, the temperature of the 8x4 via matrix and the no-heat sink version was set to 0℃ for easier comparison.
The negative number represents the amount of temperature decrease compared with ‘8x4 via matrix’ or ‘No HS.’
From the above tables, it can be concluded that the effect of installing the heat sink is greater than small heat
dissipation area at 0.1, 0.3 and 0.5 A current. When the heat dissipation area increases, the heat dissipation will
be better than the installation of heat sinks.
2.7
Total drain copper size (S)
Figure 17 Thermal performance comparison of PCB copper size and HS1 at 0.5 A current
From the above figure, it can be seen more accurately that when the area is less than 2.7 S, the heat sink
method is better. On the other hand, when the heat dissipation area increases, the more heat dissipation is
better.
In other words, it is more effective to adopt the strategy of increasing the heat dissipation area in order to
improve the heat dissipation greatly, when the heat dissipation area is large enough.
5 Conclusions
After testing the thermal behavior of a 1700 V SiC MOSFET in a TO-263 package under various conditions, we
have summarized the key aspects for achieving the optimal cooling performance on PCBs. The test results
show that the 4L2OZ board has a better cooling effect than the 2L1OZ board. However, the influence of the
board type is less critical when the total drain copper area is greater than three times the copper area under the
pad (≥200 mm2). Also, it was found that 0.4 mm thermal vias under and around the pad led to lower
temperature changes. The soldering mask around the pad increases the total thermal resistance Rthja by about
4℃/W. Moreover, a heat sink improves the thermal performance when the total drain copper area is limited to
2.7 times the copper area under the pad (< 182 mm2). In this case, a copper heat sink is a better choice than an
aluminum heat sink. The data shows that the MOSFET has excellent heat performance even without a heat
sink, so the engineers should consider abandoning heat sinks in their design when the via matrix size is large.
6 References
[1] Datasheet: Infineon-IMBF170R1K0M1-DataSheet-v02_01-EN
[2] Application note: AN201708-Thermal Performance of surface mount semiconductor packages
[3] General Recommendations for Assembly of Infineon Packages [Online]. Available:
https://www.infineon.com/dgdl/Infineon-
General_Recommendations_for_Assembly_of_Infineon_Packages-P-v04_00-
EN.pdf?fileId=5546d4625cc9456a015ccaf4a1fe3a32
Appendix: PCBs
Revision history
Document Date of release Description of changes
version
V1.0 2021/02/19 Initial creation
V1.1 2021/04/20 Updated
V2.0 2021/05/03 Updated
IMPORTANT NOTICE
Edition 2021/05/03 The information contained in this application note is For further information on the product, technology,
given as a hint for the implementation of the product delivery terms and conditions and prices please
Published by only and shall in no event be regarded as a contact your nearest Infineon Technologies office
description or warranty of a certain functionality, (www.infineon.com).
Infineon Technologies AG condition or quality of the product. Before
81726 Munich, Germany implementation of the product, the recipient of this
application note must verify any function and other Please note that this product is not qualified
technical information given herein in the real according to the AEC Q100 or AEC Q101 documents
application. Infineon Technologies hereby disclaims of the Automotive Electronics Council.
© 2021 Infineon Technologies AG.
any and all warranties and liabilities of any kind
All Rights Reserved. (including without limitation warranties of non-
infringement of intellectual property rights of any WARNINGS
Do you have a question about this third party) with respect to any and all information Due to technical requirements products may contain
given in this application note. dangerous substances. For information on the types
document? in question please contact your nearest Infineon
Email: [email protected] The data contained in this document is exclusively Technologies office.
intended for technically trained staff. It is the
responsibility of customer’s technical departments Except as otherwise explicitly approved by Infineon
Document reference to evaluate the suitability of the product for the Technologies in a written document signed by
AN-2021-02 intended application and the completeness of the authorized representatives of Infineon
product information given in this document with Technologies, Infineon Technologies’ products may
respect to such application. not be used in any applications where a failure of the
product or any consequences of the use thereof can
reasonably be expected to result in personal injury.