6 F 2 S 0 8 9 7

INSTRUCTION MANUAL

DIRECTIONAL OVERCURRENT PROTECTION RELAY

GRD140 - xxxD

© TOSHIBA Corporation 2009

All Rights Reserved.

(Ver. 5.0)
 6 F 2 S 0 8 9 7

Safety Precautions
Before using this product, please read this chapter carefully.
This chapter describes the safety precautions recommended when using the GRD140. Before
installing and using the equipment, this chapter must be thoroughly read and understood.

Explanation of symbols used

Signal words such as DANGER, WARNING, and two kinds of CAUTION, will be followed by
important safety information that must be carefully reviewed.

DANGER Indicates an imminently hazardous situation which will result in death or

serious injury if you do not follow the instructions.

WARNING Indicates a potentially hazardous situation which could result in death or

serious injury if you do not follow the instructions.
CAUTION Indicates a potentially hazardous situation which if not avoided, may result in
minor injury or moderate injury.
CAUTION Indicates a potentially hazardous situation which if not avoided, may result in
property damage.

 1 
 6 F 2 S 0 8 9 7

DANGER
 Current transformer circuit
Never allow the current transformer (CT) secondary circuit connected to this equipment to be
opened while the primary system is live. Opening the CT circuit will produce a dangerously high
voltage.

WARNING
 Exposed terminals
Do not touch the terminals of this equipment while the power is on, as the high voltage generated
is dangerous.

 Residual voltage
Hazardous voltage can be present in the DC circuit just after switching off the DC power supply. It
takes approximately 30 seconds for the voltage to discharge.

 Fiber optic
When connecting this equipment via an optical fiber, do not look directly at the optical signal.

CAUTION

 Earth
The earthing terminal of the equipment must be securely earthed.

CAUTION

 Operating environment
The equipment must only be used within the range of ambient temperature, humidity and dust
detailed in the specification and in an environment free of abnormal vibration.

 Ratings
Before applying AC voltage and current or the DC power supply to the equipment, check that they
conform to the equipment ratings.

 Printed circuit board

Do not attach and remove printed circuit boards when the DC power to the equipment is on, as this
may cause the equipment to malfunction.

 External circuit
When connecting the output contacts of the equipment to an external circuit, carefully check the
supply voltage used in order to prevent the connected circuit from overheating.

 Connection cable
Carefully handle the connection cable without applying excessive force.

 2 
 6 F 2 S 0 8 9 7

 Modification

Do not modify this equipment, as this may cause the equipment to malfunction.

 Disposal
This product does not contain expendable supplies nor parts that can be recycled. When disposing
of this equipment, do so in a safe manner according to local regulations as an industrial waste. If
any points are unclear, please contact our sales representatives.

 Plastics material
This product contains the following plastics material.
- ABS, Polycarbonate, Acrylic resins

 3 
 6 F 2 S 0 8 9 7

Contents
Safety Precautions 1
1. Introduction 8
2. Application Notes 10
2.1 Overcurrent and Undercurrent Protection 10
2.1.1 Non-directional Overcurrent Protection 10
2.1.2 Directional Overcurrent Protection 17
2.1.3 Scheme Logic 21
2.1.4 Phase Undercurrent Protection 48
2.1.5 Thermal Overload Protection 50
2.1.6 Broken Conductor Protection 53
2.1.7 Breaker Failure Protection 56
2.1.8 Countermeasures for Magnetising Inrush 59
2.1.9 CT Requirements 63
2.2 Overvoltage and Undervoltage Protection 65
2.2.1 Phase Overvoltage Protection 65
2.2.2 Phase Undervoltage Protection 69
2.2.3 Zero Phase Sequence Overvoltage Protection 73
2.2.4 Negative Phase Sequence Overvoltage Protection 77
2.3 Frequency Protection 80
2.3.1 Frequency element 80
2.3.2 Frequency rate-of-change element 82
2.3.3 Trip Circuit 83
2.4 Trip and Alarm Signal Output 84
2.5 Autoreclose 87
2.5.1 Scheme Logic 87
2.5.2 Voltage and synchronism check 91
2.5.3 Sequence Coordination 96
2.5.4 Setting 96
3. Technical Description 100
3.1 Hardware Description 100
3.1.1 Outline of Hardware Modules 100
3.2 Input and Output Signals 105
3.2.1 AC Input Signals 105
3.2.2 Binary Input Signals 105
3.2.3 Binary Output Signals 106
3.2.4 PLC (Programmable Logic Controller) Function 108
3.3 Automatic Supervision 109
3.3.1 Basic Concept of Supervision 109
3.3.2 Relay Monitoring 109
3.3.3 CT Failure Supervision 110
3.3.4 VT Failure Supervision 111

 4 
 6 F 2 S 0 8 9 7

3.3.5 Trip Circuit Supervision 112

3.3.6 Circuit Breaker Monitoring 113
3.3.7 PLC Data and IEC61850 Mapping Data Monitoring 114
3.3.8 IEC61850 Communication Monitoring 114
3.3.9 Failure Alarms 114
3.3.8 Trip Blocking 115
3.3.9 Setting 116
3.4 Recording Function 117
3.4.1 Fault Recording 117
3.4.2 Event Recording 118
3.4.3 Disturbance Recording 118
3.5 Metering Function 121
3.6 Fault locator 123
3.6.1 Application 123
3.6.2 Distance to Fault Calculation 123
3.6.3 Starting Calculation 124
3.6.4 Displaying Location 124
3.6.5 Setting 125
4. User Interface 126
4.1 Outline of User Interface 126
4.1.1 Front Panel 126
4.1.2 Communication Ports 128
4.2 Operation of the User Interface 129
4.2.1 LCD and LED Displays 129
4.2.2 Relay Menu 132
4.2.3 Displaying Records 135
4.2.4 Displaying the Status 141
4.2.5 Viewing the Settings 146
4.2.6 Changing the Settings 148
4.2.7 Testing 195
4.3 Personal Computer Interface 199
4.4 Relay Setting and Monitoring System 199
4.5 IEC 60870-5-103 Interface 200
4.6 IEC 61850 Communication 200
4.7 Clock Function 201
5. Installation 202
5.1 Receipt of Relays 202
5.2 Relay Mounting 202
5.3 Electrostatic Discharge 202
5.4 Handling Precautions 202
5.5 External Connections 203
6. Commissioning and Maintenance 204
6.1 Outline of Commissioning Tests 204
6.2 Cautions 205

 5 
 6 F 2 S 0 8 9 7

6.2.1 Safety Precautions 205

6.2.2 Precautions for Testing 205
6.3 Preparations 206
6.4 Hardware Tests 207
6.4.1 User Interfaces 207
6.4.2 Binary Input Circuit 207
6.4.3 Binary Output Circuit 208
6.4.4 AC Input Circuits 209
6.5 Function Test 211
6.5.1 Measuring Element 211
6.5.2 Protection Scheme 224
6.5.3 Metering and Recording 224
6.6 Conjunctive Tests 225
6.6.1 On Load Test 225
6.6.2 Tripping and Reclosing Circuit Test 226
6.7 Maintenance 228
6.7.1 Regular Testing 228
6.7.2 Failure Tracing and Repair 228
6.7.3 Replacing Failed Relay Unit 229
6.7.4 Resumption of Service 230
6.7.5 Storage 230
7. Putting Relay into Service 231

 6 
 6 F 2 S 0 8 9 7

Appendix A Programmable Reset Characteristics and Implementation of Thermal

Model to IEC60255-8 233
Appendix B Directional Earth Fault Protection and Power System Earthing 237
Appendix C Signal List 243
Appendix D Event Record Items 283
Appendix E Details of Relay Menu and LCD & Button Operation 287
Appendix F Case Outline 303
Appendix G Typical External Connection 305
Appendix H Relay Setting Sheet 313
Appendix I Commissioning Test Sheet (sample) 349
Appendix J Return Repair Form 355
Appendix K Technical Data 359
Appendix L Symbols Used in Scheme Logic 367
Appendix M IEC60870-5-103: Interoperability 371
Appendix N IEC61850: MICS & PICS 383
Appendix O Inverse Time Characteristics 425
Appendix P Ordering 431

 The data given in this manual are subject to change without notice. (Ver.5.0)

 7 
 6 F 2 S 0 8 9 7

1. Introduction
GRD140 series relays provide four stage non-directional and directional overcurrent protection
for distribution networks, and back-up protection for transmission and distribution networks.

The GRD140 series has three models and provides the following protection schemes in all models.
 Directional overcurrent protection and directional zero phase sequence overcurrent
protection for earth fault with definite time or inverse time characteristics
 Instantaneous directional overcurrent protection and instantaneous directional zero phase
sequence overcurrent protection for earth fault
Model 110 provides directional earth fault protection and directional sensitive earth fault
protection.
Models 400 and 401 provides three-phase directional phase fault protection and directional earth
fault protection.
Models 420 and 421 provides three-phase directional phase fault protection, and directional earth
and sensitive earth fault protection.
All models include multiple, high accuracy, overcurrent protection elements (for phase and/or
earth fault) with inverse time and definite time delay functions. All phase, earth and sensitive earth
fault overcurrent elements can be independently subject to directional control.
In addition, GRD140 provides multi-shot, three phase auto-reclose, with independent sequences
for phase fault, and earth fault and sensitive earth fault. Auto-reclosing can also be triggered by
external protection devices.
Other protection functions are available according to model type, including thermal protection to
IEC60255-8, negative sequence overcurrent protection, under/overvoltage and
under/overfrequency protections. See Table 1.1.1 for details of the protection functions available
in each model.
All models provide continuous monitoring of internal circuits and of software. External circuits
are also monitored, by trip circuit supervision, CT and VT supervision, and CB condition
monitoring features.
A user-friendly HMI is provided through a backlit LCD, programmable LEDs, keypad and
menu-based operating system. PC access is also provided, either for local connection via a
front-mounted RS232 port, or for remote connection via a rear-mounted RS485, fibre optic port or
Ethernet LAN port. The communication system allows the user to read and modify the relay
settings, and to access data gathered by the relay’s metering and recording functions. Further, data
communication with substation control and automation systems is supported according to the IEC
61850 and IEC 60870-5-103 standards.
Data available either via the relay HMI or communications ports includes the following functions.

The GRD140 series provides the following functions for all models.
 Metering
 Fault recording
 Event recording
 Disturbance recording (available via communications ports)

Table 1.1.1 shows the members of the GRD140 series and identifies the functions to be provided

 8 
 6 F 2 S 0 8 9 7

by each member.
Table 1.1.1 Series Members and Functions

Model Number GRD140 -

110D 400D 420D 401D 421D
Directional Phase Fault O/C OC(67/50P, 67/51P): 1st stage to 4th stage    
Directional Earth Fault O/C EF(67/50N, 67/51N): 1st stage to 4th stage     
Directional Sensitive Earth Fault O/C SEF(67/50N, 67/51N): 1st stage to 4th stage   
Phase Undercurrent UC(37P): 1st and 2nd stage    
Thermal Overload (49)    
Directional Negative Phase Sequence Overcurrent NOC(67/46): 1st and 2nd stage    
Phase Overvoltage OV(59): 1st stage to 4th stage    
Phase Undervoltage UV(27): 1st stage to 4th stage    
Zero Phase Sequence Overvoltage ZOV(59N): 1st and 2nd stage     
Negative Phase Sequence Overvoltage NOV(47): 1st and 2nd stage    
Under/Overfrequency FRQ(81U/81O): 1st stage to 4th stage    
Frequency rate-of-change DFRQ: 1st stage to 4th stage    
Broken Conductor BCD    
Circuit Breaker Fail CBF(50BF)    
Cold Load Protection    
Inrush Current Detector    
Auto-reclose (79)     
Synchronism Check (25)    
Fault Locator    
CT Supervision    
VT Supervision    
Trip circuit supervision     
Self supervision     
CB State Monitoring     
Trip Counter Alarm     
Iy Alarm    
CB Operate Time Alarm     
Eight settings groups     
Metering     
Fault records     
Event records     
Disturbance records     
IEC60870-5-103 Communication     
IEC61850 communication     
High-speed auxiliary relay (HBO)  

Note: The 4th stage of OC, EF, SEF, OV and UV, and the 2nd stage of UC, NOC, ZOV and NOV
are for alarm.

 9 
 6 F 2 S 0 8 9 7

2. Application Notes
2.1 Overcurrent and Undercurrent Protection
2.1.1 Non-directional Overcurrent Protection

GRD140 provides distribution network protection with four-stage phase fault and earth fault
overcurrent elements OC1 to OC4, EF1 to EF4, sensitive earth fault elements SEF1 to SEF4, and
two-stage negative sequence overcurrent elements NOC1 and NOC2 which can be enabled or
disabled by scheme switch setting. The OC1, OC2, EF1, EF2, SEF1, SEF2, NOC1 and NOC2
elements have selective inverse time and definite time characteristics. The protection of local and
downstream terminals is coordinated with the current setting, time setting, or both.
The characteristic of overcurrent elements are as follows:

Stage 4

Stage 1
0 I

Note: NOC provides two stage overcurrent elements.

Figure 2.1.1 Characteristic of Overcurrent Elements

2.1.1.1 Inverse Time Overcurrent Protection

In a system for which the fault current is practically determined by the fault location, without
being substantially affected by changes in the power source impedance, it is advantageous to use
inverse definite minimum time (IDMT) overcurrent protection. This protection provides
reasonably fast tripping, even at a terminal close to the power source where the most severe faults
can occur.
Where ZS (the impedance between the relay and the power source) is small compared with that of
the protected section ZL, there is an appreciable difference between the current for a fault at the far
end of the section (ES/(ZS+ZL), ES: source voltage), and the current for a fault at the near end
(ES/ZS). When operating time is inversely proportional to the current, the relay operates faster for
a fault at the end of the section nearer the power source, and the operating time ratio for a fault at
the near end to the far end is ZS/(ZS + ZL).
The resultant time-distance characteristics are shown in Figure 2.1.2 for radial networks with
several feeder sections. With the same selective time coordination margin TC as the download
section, the operating time can be further reduced by using a more inverse characteristic.

 10 
 6 F 2 S 0 8 9 7

Operate time

TC
TC

A B C

Figure 2.1.2 Time-distance Characteristics of Inverse Time Protection

The inverse time overcurrent protection elements have the IDMT characteristics defined by
equation (1) in accordance with IEC 60255-151:
  
 k   c
t (G )  TMS     
 

 I (1)
 1 
  Is  
where:
t = operating time for constant current I (seconds),
I = energising current (amperes),
Is = overcurrent setting (amperes),
TMS = time multiplier setting,
k, ,α, c = constants defining curve.

Nine curve types are available as defined in Table 2.1.1. They are illustrated in Figure 2.1.3.
Any one curve can be selected for each IDMT element by scheme switch [MC].

Table 2.1.1 Specification of IDMT Curves

Curve Type (IEC 60255-151) Curve Description k α c tr β

A IEC Normal Inverse (NI) 0.14 0.02 0 - -
B IEC Very Inverse (VI) 13.5 1 0 - -
C IEC Extremely Inverse (EI) 80 2 0 - -
- UK Long Time Inverse (LTI) 120 1 0 - -
D IEEE Moderately Inverse (MI) 0.0515 0.02 0.114 4.85 2
E IEEE Very Inverse (VI) 19.61 2 0.491 21.6 2
F IEEE Extremely Inverse (EI) 28.2 2 0.1217 29.1 2
- US CO8 Inverse 5.95 2 0.18 5.95 2
- US CO2 Short Time Inverse 0.02394 0.02 0.01694 2.261 2
Note: tr and β are used to define the reset characteristic. Refer to equation (2).

In addition to above nine curve types, GRD140 can provide a user configurable IDMT curve. If
required, set the scheme switch [MC] to “CON” and set the curve defining constants k, a, c.

 11 
 6 F 2 S 0 8 9 7

The following table shows the setting ranges of the curve defining constants.
Curve defining constants Range Step
k 0.000 – 30.000 0.001
α 0.00 – 5.00 0.01
c 0.000 – 5.000 0.001
tr 0.000 – 30.000 0.001
β 0.00 – 5.00 0.01

IEC/UK Inverse Curves IEEE/US Inverse Curves

(Time Multiplier = 1) (Time Multiplier = 1)
1000 100

100

10
Operating Time (s)

Operating Time (s)

10
LTI

NI
1
MI
1 VI
VI
CO2
CO8
EI
EI
0.1 0.1
1 10 100 1 10 100
Current (Multiple of Setting) Current (Multiple of Setting)

Figure 2.1.3 IDMT Characteristics

Programmable Reset Characteristics

OC1, OC2, EF1, EF2, SEF1, SEF2, NOC1 and NOC2 have a programmable reset feature:
instantaneous, definite time delayed, or dependent time delayed reset. (Refer to Appendix A for a
more detailed description.)
Instantaneous resetting is normally applied in multi-shot auto-reclosing schemes, to ensure correct
grading between relays at various points in the scheme.
The inverse reset characteristic is particularly useful for providing correct coordination with an
upstream induction disc type overcurrent relay.
The definite time delayed reset characteristic may be used to provide faster clearance of
intermittent (‘pecking’ or ‘flashing’) fault conditions.

 12 
 6 F 2 S 0 8 9 7

Definite time reset

The definite time resetting characteristic is applied to the IEC/IEEE/US operating characteristics.
If definite time resetting is selected, and the delay period is set to instantaneous, then no
intentional delay is added. As soon as the energising current falls below the reset threshold, the
element returns to its reset condition.
If the delay period is set to some value in seconds, then an intentional delay is added to the reset
period. If the energising current exceeds the setting for a transient period without causing tripping,
then resetting is delayed for a user-definable period. When the energising current falls below the
reset threshold, the integral state (the point towards operation that it has travelled) of the timing
function (IDMT) is held for that period.
This does not apply following a trip operation, in which case resetting is always instantaneous.

Dependent time reset

The dependent time resetting characteristic is complied with IEC 60255-151 depending time reset
characteristic, and is defined by the following equation:

 
 tr 
t (G )  RTMS   
 (2)
  I  
1   I S  

where:
t = time required for the element to reset fully after complete operation (seconds),
I = energising current (amperes),
Is = overcurrent setting (amperes),
tr = time required to reset fully after complete operation when the energising current is zero
(see Table 2.1.1),
RTMS = reset time multiplier setting.
β = constants defining curve.

Figure 2.1.4 illustrates the dependent time reset characteristics.

 13 
 6 F 2 S 0 8 9 7

IEEE Reset Curves

(Time Multiplier = 1)
1000.00

100.00

Time (s)
EI
VI

10.00
CO8
MI

CO2

1.00
0.1 1
Current (Multiple of Setting)

Figure 2.1.4 Dependent Time Reset Characteristics

2.1.1.2 Definite Time Overcurrent Protection

In a system in which the fault current does not vary a great deal in relation to the position of the
fault, that is, the impedance between the relay and the power source is large, the advantages of the
IDMT characteristics are not fully utilised. In this case, definite time overcurrent protection is
applied. The operating time can be constant irrespective of the magnitude of the fault current.
The definite time overcurrent protection consists of instantaneous overcurrent measuring elements
and delayed pick-up timers started by the elements, and provides selective protection with graded
setting of the delayed pick-up timers. Thus, the constant time coordination with the downstream
section can be maintained as shown in Figure 2.1.5. As is clear in the figure, the nearer to the
power source a section is, the greater the delay in the tripping time of the section. This is
undesirable particularly where there are many sections in the series.
Operate time

TC

TC

A B C

Figure 2.1.5 Definite Time Overcurrent Protection

 14 
 6 F 2 S 0 8 9 7

2.1.1.3 Instantaneous Overcurrent Protection

In conjunction with inverse time overcurrent protection, additional overcurrent elements provide
instantaneous or definite time overcurrent protection.
OC1 to OC4 and EF1 to EF4 are phase fault and earth fault protection elements, respectively. Each
element is programmable for instantaneous or definite time delayed operation. (In case of
instantaneous operation, the delayed pick-up timer is set to 0.00.) The phase fault elements operate
on a phase segregated basis, although tripping is for three phase only.

Selective Instantaneous Overcurrent Protection

When applied to radial networks with several feeder sections where ZL (impedance of the
protected line) is large enough compared with ZS (the impedance between the relay and the power
source), and the magnitude of the fault current for a local end fault is much greater (3 times or
more, or (ZL+ZS)/ZS≧3, for example) than that for a remote end fault under the condition that ZS
is maximum, the pick-up current can be set sufficiently high so that the operating zone of the
elements do not reach the remote end of the feeder, and thus instantaneous and selective protection
can be applied.
This high-set overcurrent protection is applicable and effective particularly for feeders near the
power source where the setting is feasible, but the longest tripping times would otherwise have to
be accepted.
As long as the associated inverse time overcurrent protection is correctly coordinated, the
instantaneous protection does not require setting coordination with the downstream section.
Figure 2.1.6 shows operating times for instantaneous overcurrent protection in conjunction with
inverse time overcurrent protection. The shaded area shows the reduction in operating time by
applying the instantaneous overcurrent protection. The instantaneous protection zone decreases as
ZS increases.

Operate time

TC
TC

A B C

Figure 2.1.6 Conjunction of Inverse and Instantaneous Overcurrent Protection

The current setting is set 1.3 to 1.5 times higher than the probable maximum fault current in the
event of a fault at the remote end. The maximum fault current for elements OC1 to OC4 is
obtained in case of three-phase faults, while the maximum fault current for elements EF1 to EF4 is
obtained in the event of single phase earth faults.

2.1.1.4 Staged Definite Time Overcurrent Protection

When applying inverse time overcurrent protection for a feeder system as shown in Figure 2.1.7,
well coordinated protection with the fuses in branch circuit faults and high-speed protection for
the feeder faults can be provided by adding staged definite time overcurrent protection with
time-graded OC2 and OC3 or EF2 and EF3 elements.

 15 
 6 F 2 S 0 8 9 7

Fuse

GRD140

Figure 2.1.7 Feeder Protection Coordinated with Fuses

Configuring the inverse time element OC1 (and EF1) and time graded elements OC2 and OC3 (or
EF2 and EF3) as shown in Figure 2.1.8, the characteristic of overcurrent protection can be
improved to coordinate with the fuse characteristic.
Time (s)
OC1
OC2

OC3

Fuse

Current (amps)

Figure 2.1.8 Staged Definite Time Protection

 16 
 6 F 2 S 0 8 9 7

2.1.2 Directional Overcurrent Protection

In a system including parallel feeder circuits, ring main circuits or sources at both line terminals,
the fault current at the relay location can flow in either direction. In such a case, directional control
should be added to overcurrent elements.
GRD140 provides directional control for phase fault and earth fault overcurrent elements OC1 to
OC4, EF1 to EF4, SEF1 to SEF4, NOC1 and NOC2 which can be enabled or disabled by scheme
switch setting. The directional characteristic can be selected to “Forward” or “Reverse” or “Non”
by scheme switch setting [-DIR]. The OC1, OC2, EF1, EF2, SEF1, SEF2, NOC1 and NOC2
elements have selective inverse time and definite time characteristics.

2.1.2.1 Application of Directional Overcurrent Protection

Parallel Feeder Circuits

If non-directional protection were applied to the circuit shown in Figure 2.1.9, then a fault at F
would result in both feeders being tripped at points A and B, and total loss of supply to the load.
Directional relays can be applied to look back into the feeder, thereby ensuring that only the faulty
feeder is disconnected. The relays at A and B would normally be set to operate at 50% of the full
load current of the circuit, via their inverse time elements OC1 and EF1, with a directional
characteristic looking in the direction shown by the arrows.
The various overcurrent elements of GRD140 are independently programmable for directional
operation. Therefore, elements OC2 and EF2 could be set for non-directional operation to provide
time-delayed back-up protection for the load.

F A

Load
GRD140 GRD140
Non-directional Directional

GRD140 GRD140
Non-directional Directional

Figure 2.1.9 Application of GRD140 to Parallel Feeders

Ring Main Circuits

A ring main circuit is commonly protected by directional overcurrent relays, since current may
flow in either direction past the relaying points. The normal grading procedure is applied
separately in both the clockwise and anti-clockwise directions. Conventionally, two directional
relays would be required at each load connection point, one for each direction.
A simple system is illustrated in Figure 2.1.10 showing definite time grading, although inverse
time can also be applied. Non-directional relays are applied at the in-feeds to the ring. All other
protections are directional relays. It can be seen that a fault at F is cleared by tripping at A in 1.0s
and at B in 0.4s.
Alternatively, since GRD140 provides multiple, independent bi-directional overcurrent stages, a
scheme could be implemented in which a single relay can perform the necessary protection
functions in both directions at each load connection point. Each GRD140 overcurrent element can
be programmed with different settings for forward and reverse direction, thus allowing correct
grading to be achieved in both the clockwise and anti-clockwise directions.

 17 
 6 F 2 S 0 8 9 7

GRD140

GRD140

GRD140

GRD140
0.1s 1.0s 0.4s 0.7s

GRD140
1.3s
Non-directional

GRD140
1.3s 0.1s
GRD140

GRD140

GRD140

GRD140
Non-directional
1.0s 0.4s 0.7s

A B

Figure 2.1.10 Protection of a Ring Main Circuit

Power Systems with Sources at both Line Terminals

In power systems with sources at both line terminals as shown in Figure 2.1.11, the fault current
flows in from both terminals.

G1 G2

c 1 b 2 a 3
F2 F1

Figure 2.1.11 Protection of a power system with sources at both line terminals

The protection is performed by setting the directional element at points 1, 2 and 3 to operate only
when the fault current (F1: solid lines) flows in from source G1 and at points a, b and c to operate only
when the fault current (F2: dotted lines) flows in from source G2, with grading provided by time
delays.

 18 
 6 F 2 S 0 8 9 7

2.1.2.2 Directional Characteristics

Figure 2.1.12 illustrates the directional characteristic, with the forward operate zone shaded. The
reverse zone is simply a mirror image of the forward zone. The forward operate zone or reverse
operate zone is selectable by the scheme switch [OC-DIR], [EF-DIR], [SE-DIR] and [NC-DIR].
As shown in Figure 2.1.13, each directional characteristic is composed of a forward directional
characteristic, reverse directional characteristic and overcurrent thresholds.
Boundary of Operation Boundary of Operation
(leading) +87.5(leading)
CA + 90 CA + 90

CA + 60 CA + 60

CA + 30 CA + 30

10 x Is 10 x Is
5 x Is 5 x Is
CA - 180 CA CA - 180 CA

Reverse Forward Reverse Forward

Operate Operate Operate Operate
CA - 30 CA - 30
Zone Zone Zone Zone

CA - 60 CA - 60
CA - 90 CA - 90
Boundary of Operation Boundary of Operation
(lagging) - 87.5(lagging)
CA: Characteristic angle CA: Characteristic angle

(a) Characteristic of OC, EF and NOC (b) Characteristic of SEF

Figure 2.1.12 Directional Operate Characteristic

Reverse
Stage Directional (Forward)
4 & 1-4
3
2 Forward
1
+θ: lead angle
0 θ: lag angle Vpol Directional (Reverse)
θ 1-4
&
Reverse

Overcurrent (1-4 stage)

Forward

I (Note) NOC provides stage 1 and 2 only.

θ: Characteristic angle

Figure 2.1.13 Directional element

Polarising signals for directional elements are shown in Figure 2.1.14. Polarisation for directional
phase overcurrent element OC is achieved by the 90 quadrature method, whereby the phase angle
of each current is compared with the phase to phase voltage between the other two phases. Since
the voltage inputs to the relay will normally be connected phase to neutral, the polarising phase to
phase voltages are derived internally. The polarizing negative sequence voltage is also derived
internally. The polarizing zero sequence voltage is derived from a residual voltage or internally
depending on the model. Direction is determined in each case by measuring the phase angle of the
current with respect to a suitable polarising quantity. Table 2.1.2 summarises the current inputs
and their respective polarising signals. For details of the relationship between directional earth
fault protection and power system earthing, see Appendix B.

 19 
 6 F 2 S 0 8 9 7

Vbc90 V2 Ve

Va Va Va

Ie
Ia I2

Vc Vb Vc Vb Vc Vb
Vbc
2
aVc a Vb

V2 Ve

Figure 2.1.14 Relationship between Current Input and Polarising signal

Table 2.1.2 Directional polarising signals

Directional element Current Input Polarising Signal Comment

OC-A Ia Vbc90 (*) Refer to Fig. 2.1.14 (a)
OC-B Ib Vca90 (*)
OC-C Ic Vab90 (*)
EF Ie -Ve Refer to Fig. 2.1.14 (c)
SEF Ise -Ve
NOC I2 -V2 Refer to Fig. 2.1.14 (b)
Note (*): The quadrature voltages used for polarization of the phase fault elements are automatically
phase-shifted by +90, such that they are in phase with the faulted phase voltage under
normal conditions. Therefore the faulted phase current will normally lag its polarizing
voltage under fault conditions and should be set with a negative characteristic angle. Refer to
section 2.1.3.3 for guidance on choice of settings.

In the event of a close up three phase fault, all three polarising signals will collapse below the
minimum threshold. Voltage memory provides a temporary polarising signal in these
circumstances. GRD140 maintains the polarising signal for a short period by reconstructing the
pre-fault voltages and judges the fault direction. After the voltage memory has disappeared, the
direction judgement is effective while the fault current flows as shown in Figure 2.1.15.

Phase difference calculation

|V||I|cos() 0 &
1 Output of
directional element
Amplitude calculation F/F &
|l|OCset 1 1

Amplitude calculation
|Vpol|Vset

(Note) OCset: Current setting

Vset : Voltage setting. In the case of OC and NOC, Vset = 1V fixed.

Figure 2.1.15 Direction Judgement after Disappearance of Voltage Memory

To cover applications where a 2:1:1 current distribution(*) may be experienced, it is possible to

 20 
 6 F 2 S 0 8 9 7

programme the directional phase fault protection such that a trip output will only be given if two or
more phases detect fault current in the same operate zone.
Note (*): Only one-phase is in heavy load condition.

2.1.3 Scheme Logic

2.1.3.1 Phase overcurrent protection

Figures 2.1.16 to 2.1.19 show the scheme logic of the non-directional and directional phase
overcurrent protection OC1 to OC4.
Note: For the symbols used in the scheme logic, see Appendix L.
The directional control characteristic can be selected to “Forward (FWD)” or “Reverse (REV)” or
“Non-directional (Non)” by scheme switch setting [OC-DIR] (not shown in Figures 2.1.16 to
2.1.19). If instantaneous tripping is required, signal OC_INST_TP is assigned using the PLC
function.
OC1 protection provides selective definite time or inverse time characteristic as shown in Figure
2.1.16. The definite time protection is selected by setting [MOC1] to “DT” and trip signal OC1
TRIP is given through the delayed pick-up timer TOC1. The inverse time protection is selected by
setting [MOC1] to any one of “IEC”, “IEEE”, “US” or “CON” and then setting [MOC1C]
according to the required IDMT characteristic, and trip signal OC1_TRIP is given.
The OC2 protection also provides selective definite time or inverse time characteristic as shown in
Figure 2.1.17. The scheme logic of OC2 is the same as that of the OC1.
Figure 2.1.18 and Figure 2.1.19 show the scheme logic of the definite time phase overcurrent
protection OC3 and OC4. The OC3 and OC4 give trip and alarm signals OC3_TRIP and
OC4_ALARM through the delayed pick-up timers TOC3 and TOC4 respectively.
ICD is the inrush current detector ICD, which detects second harmonic inrush current during
transformer energisation, and can block the OC1 to OC4 protection with the scheme switches
[OC1-2F] to [OC4-2F] respectively. See Section 2.1.8.1.
The trip mode of OC1 TRIP to OC4 ALARM can be selected by setting [OCTP] to “3POR”(any
one of 3 phases) or “2OUTOF3”(2 out of 3 phases) gate. With “2OUTOF3” selected, the trip
signal is not issued during a single-phase fault. The switch [OCTP] is common for OC1 to OC4
protection.
The OC1 to OC4 protection provide the delayed trip control function (instantaneous trip or
delayed trip) according to the trip shot number for a fault such as a reclose-on-to-fault in
multi-shot reclosing (see Section 2.5.). If a permanent fault occurs, the following tripping (Trip)
and reclose initiating (ARC) is executed:
Trip (1st)  ARC (1st)  Trip (2nd)  ARC (2nd)  Trip (3rd)  ARC (3rd)  Trip (4th) 
ARC (4th)  Trip (5th)  ARC (5th)  Trip (6th)
Each tripping is selected by setting [OC-TP] to any one of “Inst”(instantaneous trip),
“Set”(delayed trip by TOC and [MOC1] setting) or “Off”(blocked).
The OC1HS (high speed) element is used for blocked overcurrent protection. See Section 2.1.3.6.
GRD140 incorporates a VT failure supervision function (VTFS). (See Section 3.3.4.) When the
VTFS detects a VT failure, it can alarm and block the OC1 to OC4 protection by the scheme
switch [VTF-OC1BLK] to [VTF-OC4BLK] respectively.
The OC1 to OC4 protection can be disabled by the scheme switches [OC1EN] to [OC4EN] or the
PLC signals OC1_BLOCK to OC4_BLOCK respectively.

 21 
 6 F 2 S 0 8 9 7

TOC1
101
A 1 & t 0 262
102 & 1 OC1-A TRIP
OC1 B 263
103 1 & t 0 OC1-B TRIP
C & 1
264
1 & t 0 OC1-C TRIP
[OC1-2F] & 1
261
+ "Block" 0.00 - 300.00s OC1 TRIP
&
ICD
104 1
& &
A 1
OC1 105 &
B
(INST) & 1
& &
C 106
& & &

[OCTP] "3POR" 3POR

&
OC1-INST + 2OUTOF3
1 1 "2OUTOF3"
1696 OC1_INST_TP &
[MOC1]
+
"IEC" [OC1-EN]
+ "ON" Delayed trip control:
"IEEE"
SHOT NUM1
OC1 ON &
"US"   1 OC1-INST
  
From Figure   
"CON" 2.5.1.   

SHOT NUM6
"DT" &
"Inst" OC1 OFF
1536 OC1_BLOCK 1 "Set"
& [OC1-TP1]
"OFF" &
Non VTF +   1 1 OC1 ON
  
 
[VTF OC1-BLK] 1 

 
+ "OFF" "Inst" 

119 "Set"
A OC1-A HS [OC1-TP6]
"OFF" &
+
120
OC1HS B OC1-B HS
121
C OC1-C HS

Figure 2.1.16 OC1 Phase Fault Overcurrent Protection

 22 
 6 F 2 S 0 8 9 7

TOC2
107
A 1 & t 0 266
108 & 1 OC2-A TRIP
OC2 B 267
109 1 & t 0 OC2-B TRIP
C & 1
268
1 & t 0 OC2-C TRIP
[OC2-2F] & 1
265
+ "Block" 0.00 - 300.00s OC2 TRIP
&
ICD
110 1
&
A & 1
OC2 111 &
B
(INST) & 1
& &
C 112
& & &

[OCTP] "3POR" 3POR

&
OC2-INST + 2OUTOF3
1 1 "2OUTOF3"
1697 OC2_INST_TP &
[MOC2]
Delayed trip control:
+
"IEC" [OC2-EN] SHOT NUM1
&
+ "ON"   1 OC2-INST
"IEEE"   
From Figure   
2.5.1.   
OC2 ON
"US" 
SHOT NUM6
&
"CON" "Inst" OC2 OFF
"Set"
[OC2-TP1]
"DT" "OFF" &
+   1 1 OC2 ON
1537 OC2_BLOCK 1   
  
  
"Inst" 

"Set"
[OC2-TP6]
"OFF" &
+

Figure 2.1.17 OC2 Phase Fault Overcurrent Protection

113 TOC3
A t 0 270
& OC3-A TRIP
1
114
OC3 B t 0 271
& OC3-B TRIP
C 115 1
t 0 272
OC3-C TRIP
&
[OC3-2F] 1
0.00 - 300.00s 269
+ "Block" & OC3 TRIP
ICD
[OC3-EN] 1
&
+ "ON" 1
OC3 ON &
1538 OC3_BLOCK 1 & 1
& &

& &

[OCTP] "3POR" 3POR

&
OC3-INST + 2OUTOF3
1 "2OUTOF3"
Delayed trip control:
1698 OC3_INST_TP SHOT NUM1
&
  1 OC3-INST
  
From Figure   
2.5.1.   

SHOT NUM6
&
"Inst" OC3 OFF
"Set"
[OC3-TP1]
"OFF" &
+   1 1 OC3 ON
  
  
  
"Inst" 

"Set"
[OC3-TP6]
"OFF" &
+

Figure 2.1.18 OC3 Definite Time Phase Overcurrent Protection

 23 
 6 F 2 S 0 8 9 7

116 TOC4
A t 0 274
& OC4-A_ALARM
1
117
OC4 B t 0 275
& OC4-B_ALARM
C 118 1
t 0 276
OC4-C_ALARM
&
[OC4-2F] 1
0.00 - 300.00s 273
+ "Block" & OC4_ALARM
ICD
[OC4-EN] 1
&
+ "ON" 1
OC4 ON &
1539 OC4_BLOCK 1 & 1
& &

& &

[OCTP] "3POR" 3POR

&
OC4-INST + 2OUTOF3
1 "2OUTOF3"
Delayed trip control:
1699 OC4_INST_TP SHOT NUM1
&
  1 OC4-INST
  
From Figure   
2.5.1.   

SHOT NUM6
&
"Inst" OC4 OFF
"Set"
[OC4-TP1]
"OFF" &
+   1 1 OC4 ON
  
  
  
"Inst" 

"Set"
[OC4-TP6]
"OFF" &
+

Figure 2.1.19 OC4 Definite Time Phase Overcurrent Protection

2.1.3.2 Earth fault protection

Figure 2.1.20 to Figure 2.1.23 show the scheme logic for the non-directional and directional earth
fault protection EF1 to EF4.
The directional control characteristic can be selected to “FWD” or “REV” or “Non” by scheme
switch setting [EF-DIR] (not shown in Figures 2.1.20 to 2.1.23). If instantaneous tripping is
required, the signal EF_INST_TP is assigned using the PLC function.

The EF1 protection provides selective definite time or inverse time characteristic as shown in
Figure 2.1.20. The definite time protection is selected by setting [MEF1] to “DT”, and the trip
signal EF1 TRIP is given through the delayed pick-up timer TEF1. The inverse time protection is
selected by setting [MEF1] to any one of “IEC”, “IEEE”, “US” or “CON” and then setting
[MEF1C] according to the required IDMT characteristic, and the trip signal EF1_TRIP is given.
The EF2 protection also provides selective definite time or inverse time characteristic as shown in
Figure 2.1.21. The scheme logic of EF2 is the same as that of the EF1.
Figure 2.1.22 and Figure 2.1.23 show the scheme logic of the definite time earth fault protection
EF3 and EF4. The EF3 and EF4 give trip and alarm signals EF3_TRIP and EF4_ALARM through
the delayed pick-up timers TEF3 and TEF4 respectively.
ICD is the inrush current detector ICD, which detects second harmonic inrush current during
transformer energisation, and can block the EF1 to EF4 protection by the scheme switches
[EF1-2F] to [EF4-2F] respectively. See Section 2.1.8.1.
The EF1 to EF4 protection provide the delayed trip control function (instantaneous trip or delayed
trip) according to the trip shot number for a fault such as a reclose-on-to-fault in multi-shot
reclosing (see Section 2.5). If a permanent fault occurs, the following tripping (Trip) and reclose
initiating (ARC) is executed:

 24 
 6 F 2 S 0 8 9 7

Trip (1st)  ARC (1st)  Trip (2nd)  ARC (2nd)  Trip (3rd)  ARC (3rd)  Trip (4th) 
ARC (4th)  Trip (5th)  ARC (5th)  Trip (6th)
Each tripping is selected by setting [EF-TP] to any one of “Inst”(instantaneous trip),
“Set”(delayed trip by TEF and [MEF1] setting) or “Off”(blocked).
EF1HS (high speed) element is used for blocked overcurrent protection. See Section 2.1.3.6.
GRD140 incorporates a VT failure supervision function (VTFS) and a CT failure supervision
function (CTFS). When the VTFS or CTFS detects a VT failure or a CT failure, it can alarm and
block the EF1 to EF4 protection by the scheme switch [VTF-EF1BLK] to [VTF-EF4BLK] or
[CTF-EF1BLK] to [CTF-EF4BLK] respectively.
The EF1 to EF4 protection can be disabled by the scheme switches [EF1EN] to [EF4EN] or the
PLC signals EF1_BLOCK to EF4_BLOCK respectively.

131 EF1-REV CURREV-EF1 285

TEF1 EF1_CARRIER
EF1
1 t 0 & 281
& & EF1_TRIP
1 &
[EF1-2F]
0.00 - 300.00s
+ "Block"
&
ICD
EF1 132
(INST) &

&
EF1-INST
1 1 1548 EF1_PERMIT
1700 EF1_INST_TP 1
[EF1-EN]
[MEF1]
+ "ON"
+
"IEC" [EF1-EN]
+ "OFF" 1
"IEEE" Delayed trip control:
EF1 ON SHOT NUM1
"US" &
  1 EF1-INST
  
"CON" From Figure   
2.5.1.   

"DT" SHOT NUM6
&
"Inst" EF1 OFF
1544 EF1_BLOCK 1
& "Set"
[EF1-TP1]
Non VTF "OFF" &
+   1 1 EF1 ON
[VTF-EF1BLK] 1   
  
+ "OFF"   

Non CTF "Inst"
"Set"
[CTF-EF1BLK] [EF1-TP6]
1 "OFF" &
+ "OFF" +

138
EF1HS EF1 HS

Figure 2.1.20 EF1 Earth Fault Protection

 25 
 6 F 2 S 0 8 9 7

133 EF2-REV CURREV-EF2 286

TEF2 EF2_CARRIER
EF2
1 t 0 & 282
& & EF2_TRIP
1 &
[EF2-2F]
0.00 - 300.00s
+ "Block"
&
ICD
EF2 134
(INST) &

&
EF2-INST
1 1 1549 EF2_PERMIT
1701 EF2_INST_TP 1
[EF2-EN]
[MEF2]
+ "ON"
+
"IEC" [EF2-EN]
+ "OFF" 1
"IEEE" Delayed trip control:
EF2 ON SHOT NUM1
"US" &
  1 EF2-INST
  
"CON" From Figure   
2.5.1.   

"DT" SHOT NUM6
&
"Inst" EF2 OFF
1545 EF2_BLOCK 1
& "Set"
[EF2-TP1]
Non VTF "OFF" &
+   1 1 EF2 ON
[VTF-EF2BLK] 1   
  
+ "OFF"   

Non CTF "Inst"
"Set"
[CTF-EF2BLK] [EF2-TP6]
1 "OFF" &
+ "OFF" +

Figure 2.1.21 EF2 Earth Fault Protection

EF3-REV CURREV-EF3 287

135 TEF3 EF3_CARRIER
EF3 t 0 & 283
& EF3_TRIP
1 &
[EF3-2F] 0.00 - 300.00s
+ "Block"
&
ICD &
[EF3-EN] 1550 EF3_PERMIT
+ "OFF" 1 1
[EF3-EN]
EF3 ON + "ON"
EF3-INST
1 Delayed trip control:
1702 EF3_INST_TP SHOT NUM1
&
  1 EF3-INST
  
1546 EF3_BLOCK 1 From Figure   
& 2.5.1.   

Non VTF SHOT NUM6
&
[VTF-EF3BLK] 1 "Inst" EF3 OFF
+ "OFF" "Set"
[EF3-TP1]
Non CTF
"OFF" &
+   1 1 EF3 ON
  
[CTF-EF3BLK] 1  

+ "OFF"   
"Inst" 

"Set"
[EF3-TP6]
"OFF" &
+

Figure 2.1.22 EF3 Definite Time Earth Fault Protection

 26 
 6 F 2 S 0 8 9 7

EF4-REV CURREV-EF4 288

135 TEF4 EF4_CARRIER
EF4 t 0 & 284
& 1 & EF4_ALARM
[EF4-2F] 0.00 - 300.00s
+ "Block"
&
ICD &
[EF4-EN] 1551 EF4_PERMIT
+ "OFF" 1 1
[EF4-EN]
EF4 ON + "ON"
EF4-INST
1 Delayed trip control:
1703 EF4_INST_TP SHOT NUM1
&
  1 EF4-INST
  
1547 EF4_BLOCK 1 From Figure   
& 2.5.1.   

Non VTF SHOT NUM6
&
[VTF-EF4BLK] 1 "Inst" EF4 OFF
+ "OFF" "Set"
[EF4-TP1]
Non CTF
"OFF" &
+   1 1 EF4 ON
  
[CTF-EF4BLK] 1  

+ "OFF"   
"Inst" 

"Set"
[EF4-TP6]
"OFF" &
+

Figure 2.1.23 EF4 Definite Time Earth Fault Protection

Earth fault command protection

GRD140 can provide command protection. These protections require two stage EF elements, one
is for tripping and the other is for blocking or for current reverse detection.
Current reverse detection logic is provided with all stages EF1 to EF4 for command protection as
shown in Figure 2.1.24. In response to power system faults on parallel lines, sequential opening of
the circuit breaker may cause a fault current reversal on healthy lines. This logic is provided to
prevent false operation in the worst case. When EF reverse zone operates and EF-REV outputs
for 20ms or more, then even if the EF forward zone subsequently operates, CURREV-EF
becomes 0 to block tripping of the local terminal relay or transmission of the trip permission
signal, for a time set by the TREBK setting.
The stage used for current reverse detection should be selected by the scheme switch [CURREV].
The selected stage should have scheme switch [EF-DIR] set to “REV”.
TREBK
EF1-REV
& & t 0 0 t
1 137
1
EF2-REV 0.02 s 0.00 - 10.00s & 1 CURREV-EF1
& &

EF3-REV & 1 CURREV-EF2

& &

EF4-REV & 1 CURREV-EF3

& &
[EF1-DIR] "REV" [EF1-DIR] "FWD"
& 1 CURREV-EF4
+ +
[EF2-DIR] [EF2-DIR] "FWD"
"REV" +
+
[EF3-DIR] "REV" [EF3-DIR] "FWD"
+ +
"1" [EF4-DIR]
[EF4-DIR] "FWD"
"REV" "2" +
+
"3"
CURREV "4"
+

Figure 2.1.24 Current Reverse Detection

2.1.3.3 Setting for OC and EF protection

The table shows the setting elements necessary for the phase overcurrent and earth fault protection

 27 
 6 F 2 S 0 8 9 7

and their setting ranges.

Element Range Step Default Remarks
OC 95 – 95 1 45 OC characteristic angle
OC1 0.1 – 25.0 A 0.1 A 5.0 A OC1 threshold setting
(0.02 – 5.00 A)(*) (0.01 A) (1.00 A)
TOC1 0.00 – 300.00 s 0.01 s 1.00 s OC1 definite time setting. Required if
[MOC1] = DT.
TOC1M 0.010 – 1.500 0.001 1.000 OC1 time multiplier setting. Required if
[MOC1] = IEC, IEEE or US.
TOC1R 0.0 – 300.0 s 0.1 s 0.0 s OC1 definite time delayed reset. Required if
[OC1R] = DEF.
TOC1RM 0.010 – 1.500 0.001 1.000 OC1 dependent time delayed reset time
multiplier. Required if [OC1R] = DEP.
OC2 0.1 – 25.0 A 0.1 A 25.0 A OC2 threshold setting
(0.02 – 5.00 A)(*) (0.01 A) (5.00 A)
TOC2 0.00 – 300.00 s 0.01 s 1.00 s OC2 definite time setting. Required if
[MOC2] = DT.
TOC2M 0.010 – 1.500 0.001 1.000 OC2 time multiplier setting. Required if
[MOC2] = IEC, IEEE or US.
TOC2R 0.0 – 300.0 s 0.1 s 0.0 s OC2 definite time delayed reset. Required if
[OC2R] = DEF.
TOC2RM 0.010 – 1.500 0.001 1.000 OC1 dependent time delayed reset time
multiplier. Required if [OC2R] = DEP.
OC3 0.1 – 250.0 A 0.1 A 50.0 A OC3 threshold setting
(0.02 – 50.00 A)(*) (0.01 A) (10.00 A)
TOC3 0.00 – 300.0 s 0.01 s 1.00 s OC3 definite time setting
OC4 0.1 – 250.0 A 0.1 A 100.0 A OC4 threshold setting
(0.02 – 50.00 A)(*) (0.01 A) (20.00 A)
TOC4 0.0 – 300.0 s 0.01 s 1.00 s OC4 definite time setting
EF 95 – 95  1 45  EF characteristic angle
EFV 0.5 – 100.0 V 0.1 V 3.0 V EF ZPS voltage level
EF1 0.1 – 25.0 A 0.1 A 1.5 A EF1 threshold setting
(0.02 – 5.00 A) (0.01 A) (0.30 A)
TEF1 0.00 – 300.00 s 0.01 s 1.00 s EF1 definite time setting. Required if [MEF1]
= DT.
TEF1M 0.010 – 1.500 0.001 1.000 EF1 time multiplier setting. Required if
[MEF1] = IEC, IEEE or US.
TEF1R 0.0 – 300.0 s 0.1 s 0.0 s EF1 definite time delayed reset. Required if
[EF1R] = DEF.
TEF1RM 0.010 – 1.500 0.001 1.000 EF1 dependent time delayed reset time
multiplier. Required if [EF1R] = DEP.
EF2 0.1 – 25.0 A 0.1 A 15.0 A EF2 threshold setting
(0.02 – 5.00 A) (0.01 A) (3.00 A)
TEF2 0.00 – 300.00 s 0.01 s 1.00 s EF2 definite time setting. Required if [MEF2]
= DT.
TEF2M 0.010 – 1.500 0.001 1.000 EF2 time multiplier setting. Required if
[MEF2] = IEC, IEEE or US.

 28 
 6 F 2 S 0 8 9 7

Element Range Step Default Remarks

TEF2R 0.0 – 300.0 s 0.1 s 0.0 s EF2 definite time delayed reset. Required if
[EF2R] = DEF.
TEF2RM 0.010 – 1.500 0.001 1.000 EF2 dependent time delayed reset time
multiplier. Required if [EF2R] = DEP.
EF3 0.1 – 250.0 A 0.1 A 25.0 A EF3 threshold setting
(0.02 – 50.00 A)(*) (0.01 A) (5.00 A)
TEF3 0.00 – 300.00 s 0.01 s 1.00 s EF3 definite time setting
EF4 0.1 – 250.0 A 0.1 A 50.0 A EF4 threshold setting
(0.02 – 50.00 A)(*) (0.01 A) (10.00 A)
TEF4 0.00 – 300.00 s 0.01 s 1.00 s EF4 definite time setting
TREBK 0.00 – 10.00 s 0.01 s 0.10 Current reverse blocking time
[OC1EN] Off / On On OC1 Enable
[OC1-DIR] FWD/REV/NON FWD OC1 directional characteristic
[MOC1] DT/IEC/IEEE/US/CON DT OC1 time characteristic
[MOC1C] OC1 inverse curve type.
MOC1C-IEC NI / VI / EI / LTI NI Required if [MOC1] = IEC.
MOC1C-IEEE MI / VI / EI MI Required if [MOC1] = IEEE.
MOC1C-US CO2 / CO8 CO2 Required if [MOC1] = US.
[OC1R] DEF / DEP DEF OC1 reset characteristic. Required if
[MOC1] = IEEE or US.
[VTF-OC1BLK] Off / On Off VTF block enable
[OC2EN] Off / On Off OC2 Enable
[OC2-DIR] FWD/REV/NON FWD OC2 directional characteristic
[MOC2] DT/IEC/IEEE/US/CON DT OC2 time characteristic
[MOC2C] OC2 inverse curve type.
MOC2C-IEC NI / VI / EI / LTI NI Required if [MOC2] = IEC.
MOC2C-IEEE MI / VI / EI MI Required if [MOC2] = IEEE.
MOC2C-US CO2 / CO8 CO2 Required if [MOC2] = US.
[OC2R] DEF / DEP DEF OC2 reset characteristic. Required if
[MOC2] = IEEE or US.
[VTF-OC2BLK] Off / On Off VTF block enable
[OC3EN] Off / On Off OC3 Enable
[OC3-DIR] FWD/REV/NON FWD OC3 directional characteristic
[VTF-OC3BLK] Off / On Off VTF block enable
[OC4EN] Off / On Off OC4 Enable
[OC4-DIR] FWD/REV/NON FWD OC4 directional characteristic
[VTF-OC4BLK] Off / On Off VTF block enable
[OCTP] 3POR / 2OUTOF3 3POR OC trip mode
[EF1EN] Off / On / POP On EF1 Enable
[EF1-DIR] FWD/REV/NON FWD EF1 directional characteristic
[MEF1] DT/IEC/IEEE/US/CON DT EF1 time characteristic
[MEF1C] EF1 inverse curve type.
MEF1C-IEC NI / VI / EI / LTI NI Required if [MEF1] = IEC.
MEF1C-IEEE MI / VI / EI MI Required if [MEF1] = IEEE.
MEF1C-US CO2 / CO8 CO2 Required if [MEF1] = US.

 29 
 6 F 2 S 0 8 9 7

Element Range Step Default Remarks

[EF1R] DEF / DEP DEF EF1 reset characteristic. Required if [MEF1]
= IEEE or US.
[VTF-EF1BLK] Off / On Off VTF block enable
[CTF-EF1BLK] Off / On Off CTF block enable
[EF2EN] Off / On / POP Off EF2 Enable
[EF2-DIR] FWD/REV/NON FWD EF2 directional characteristic
[MEF2] DT/IEC/IEEE/US/CON DT EF2 time characteristic
[MEF2C] EF2 inverse curve type.
MEF2C-IEC NI / VI / EI / LTI NI Required if [MEF2] = IEC.
MEF2C-IEEE MI / VI / EI MI Required if [MEF2] = IEEE.
MEF2C-US CO2 / CO8 CO2 Required if [MEF2] = US.
[EF2R] DEF / DEP DEF EF2 reset characteristic. Required if [MEF2]
= IEEE or US.
[VTF-EF2BLK] Off / On Off VTF block enable
[CTF-EF2BLK] Off / On Off CTF block enable
[EF3EN] Off / On / POP Off EF3 Enable
[EF3-DIR] FWD/REV/NON FWD EF3 directional characteristic
[VTF-EF3BLK] Off / On Off VTF block enable
[CTF-EF3BLK] Off / On Off CTF block enable
[EF4EN] Off / On / POP Off EF4 Enable
[EF4-DIR] FWD/REV/NON FWD EF4 directional characteristic
[VTF-EF4BLK] Off / On Off VTF block enable
[CTF-EF4BLK] Off / On Off CTF block enable
CURREV Off / 1 / 2 / 3 / 4 Off Current reverse detection
(*) Current values shown in the parenthesis are in the case of a 1 A rating. Other current values are in
the case of a 5 A rating.

[Setting Example of Command Protection]

The following shows a setting example of command protection when the EF1 is applied for
forward fault detection and the EF2 is applied for reverse fault detection.
(1) POP (Permissive overreach protection)
(a) Setting of EF element
EF1:  --- depends on power system condition
TEF1:  --- for time delayed trip
EF1EN: POP
EF1-DIR: FWR
EF2:  --- depends on power system condition
TEF2: 0.00s
EF2EN: POP
EF2-DIR: REV
CURREV: 2
(b) Setting of BO (Binary Output)

 30 
 6 F 2 S 0 8 9 7

The signal “EF1-CR (No.285)” is assigned to BOn. --- carrier signal send BO
(c) Setting of BI (Binary Input)
The “EF1 protection permission” is assigned to BIn. --- carrier signal receive BI
BIn SNS: Norm

(2) BOP (Blocking overreach protection)

(a) Setting of EF element
EF1:  --- depends on power system condition
TEF1:  --- for time delayed trip
EF1EN: POP
EF1-DIR: FWR
EF2:  --- depends on power system condition
TEF2: 0.30s (minimum) --- coordination time for blocking carrier signal receiving
EF2EN: POP
EF2-DIR: REV
CURREV: 2
(b) Setting of BO (Binary Output)
The signal “EF2-CR (No.286)” is assigned to BOn. --- carrier signal send BO
(c) Setting of BI (Binary Input)
The “EF1 protection permission” is assigned to BIn. --- carrier signal receive BI
BIn SNS: Inv

[Time Overcurrent Protection Setting]

(1) Settings for Inverse Time Overcurrent Protection

Current setting
In Figure 2.1.25, the current setting at terminal A is set lower than the minimum fault current in the
event of a fault at remote end F1. Furthermore, when also considering backup protection for a fault
on the next feeder section, it is set lower than the minimum fault current in the event of a fault at
remote end F3.
To calculate the minimum fault current, phase-to-phase faults are assumed for the phase
overcurrent element, and phase to earth faults for the residual overcurrent element, assuming the
probable maximum source impedance. When considering the fault at F3, the remote end of the
next section is assumed to be open.
The higher the current setting, the more effective the inverse characteristic. On the other hand, the
lower the setting, the more dependable the operation. The setting is normally 1 to 1.5 times or less
of the minimum fault current.
For grading of the current settings, the terminal furthest from the power source is set to the lowest
value and the terminals closer to the power source are set to a higher value.
The minimum setting of the phase overcurrent element is restricted so as not to operate for the
maximum load current, and that of the residual overcurrent element is restricted so as to not
operate on false zero-sequence current caused by an unbalance in the load current, errors in the
current transformer circuits, or zero-sequence mutual coupling of parallel lines.

 31 
 6 F 2 S 0 8 9 7

A B C

F1 F2 F3

Figure 2.1.25 Current Settings in Radial Feeder

Time setting
Time setting is performed to provide selectivity in relation to relays on adjacent feeders. Consider
the minimum source impedance when the current flowing through the relay reaches a maximum.
In Figure 2.1.25, in the event of a fault at F2, the operating time is set so that terminal A may
operate by time grading Tc behind terminal B. The current flowing in the relays may sometimes be
greater when the remote end of the adjacent line is open. At this time, time coordination must also
be kept.
The reason why the operating time is set when the fault current reaches a maximum is that if time
coordination is obtained for a large fault current, then time coordination can also be obtained for
the small fault current as long as relays with the same operating characteristic are used for each
terminal.
The grading margin Tc of terminal A and terminal B is given by the following expression for a
fault at point F2 in Figure 2.1.25.
T c = T1 + T2 + Tm
where, T1: circuit breaker clearance time at B
T2: relay reset time at A
Tm: time margin

(2) Settings of Definite Time Overcurrent Protection

Current setting
The current setting is set lower than the minimum fault current in the event of a fault at the remote
end of the protected feeder section. Furthermore, when also considering backup protection for a
fault in a next feeder section, it is set lower than the minimum fault current, in the event of a fault
at the remote end of the next feeder section.
Identical current values can be set for terminals, but graded settings are better than identical
settings, in order to provide a margin for current sensitivity. The farther from the power source the
terminal is located, the higher the sensitivity (i.e. the lower setting) that is required.
The minimum setting of the phase overcurrent element is restricted so as not to operate for the
maximum load current, and that of the residual overcurrent element is restricted so as to not
operate on false zero-sequence current caused by an unbalance in the load current, errors in the
current transformer circuits, or zero-sequence mutual coupling of parallel lines. Taking the
selection of instantaneous operation into consideration, the settings must be high enough not to
operate for large motor starting currents or transformer inrush currents.

Time setting
When setting the delayed pick-up timers, the time grading margin Tc is obtained in the same way
as explained in “Settings for Inverse Time Overcurrent Protection”.

 32 
 6 F 2 S 0 8 9 7

(3) Directional Characteristic Angle Setting

OC Characteristic Angle
The quadrature voltages used for polarization of the phase fault directional elements are
automatically phase-shifted in GRD140 by +90˚, such that they are in phase with the
corresponding phase voltages under normal conditions. Under fault conditions, the faulted phase
current will lag its phase voltage (and hence its polarising voltage) by an angle dependent on the
system X/R ratio. Therefore, it is necessary to apply a negative characteristic angle to the phase
fault directional elements in order to obtain maximum sensitivity.
The characteristic angle is determined by the [OCθ] setting. The actual value chosen will depend
on the application, but recommended settings for the majority of typical applications are as
follows:
 -60, for protection of plain feeders, or applications with an earthing point behind the relay
location.
 -45, for protection of transformer feeders, or applications with an earthing point in front of
the relay location.

EF Characteristic Angle
When determining the characteristic angle for directional earth fault protection, the method of
system earthing must be considered. In solidly earthed systems, the earth fault current tends to lag
the faulted phase voltage (and hence the inverted residual voltage used for polarising) by a
considerable angle, due to the reactance of the source. In resistance earthed systems the angle will
be much smaller.
Commonly applied settings are as follows:
 -60, for protection of solidly earthed transmission systems.
 -45, for protection of solidly earthed distribution systems.
 0 or -15, for protection of resistance earthed systems.
Further guidance on application of directional earth fault protection is given in appendix B.

2.1.3.4 Sensitive Earth Fault Protection

The sensitive earth fault (SEF) protection is applied for distribution systems earthed through high
impedance, where very low levels of fault current are expected for earth faults. Furthermore, the
SEF elements of GRD140 are also applicable to the “standby earth fault protection” and the “high
impedance restricted earth fault protection of transformers”.
GRD140 provides directional earth fault protection with more sensitive settings for use in
applications where the fault current magnitude may be very low. A 4-stage directional overcurrent
function is provided, with the first stage programmable for inverse time or definite time operation.
The second, third and fourth stages provide definite time operation.
The sensitive earth fault element includes a digital filter which rejects all harmonics other than the
fundamental power system frequency.
The sensitive earth fault quantity is measured directly, using a dedicated core balance earth fault
CT.
This input can also be used in transformer restricted earth fault applications, by the use of external
metrosils (varistors) and setting resistors.
The directional sensitive earth fault elements can be configured for directional operation in the
same way as the standard earth fault pole, by polarising against the residual voltage. An additional

 33 
 6 F 2 S 0 8 9 7

restraint on operation can be provided by a Residual Power element RP, for use in protection of
power systems which utilise resonant (Petersen coil) earthing methods.
The SEF elements provide 20 times more sensitive setting ranges (10 mA to 1 A in 5A rating) than
the regular earth fault protection.
Since very low levels of current setting may be applied, there is a danger of unwanted operation
due to harmonics of the power system frequency, which can appear as residual current. Therefore
the SEF elements operate only on the fundamental component, rejecting all higher harmonics.
The SEF protection is provided in Model 110 and 420 series which have a dedicated earth fault
input circuit.
The element SEF1 provides inverse time or definite time selective two-stage overcurrent
protection. Stage 2 of the two-stage overcurrent protection is used only for the standby earth fault
protection. The SEF2 to SEF4 provide definite time overcurrent protection.
When SEF employs IEEE or USA inverse time characteristics, two reset modes are available:
definite time or dependent time resetting. If the IEC inverse time characteristic is employed,
definite time resetting is provided. For other characteristics, refer to Section 2.1.1.1.
In applications of SEF protection, it must be ensured that any erroneous zero-phase current is
sufficiently low compared to the fault current, so that a highly sensitive setting is available.
The erroneous current may be caused with load current due to unbalanced configuration of the
distribution lines, or mutual coupling from adjacent lines. The value of the erroneous current
during normal conditions can be acquired on the metering screen of the relay front panel.
The earth fault current for SEF may be fed from a core balance CT, but if it is derived from three
phase CTs, the erroneous current may be caused also by the CT error in phase faults. Transient
false functioning may be prevented by a relatively long time delay.

Standby earth fault protection

The SEF is energised from a CT connected in the power transformer low voltage neutral, and the
standby earth fault protection trips the transformer to backup the low voltage feeder protection,
and ensures that the neutral earthing resistor is not loaded beyond its rating. Stage 1 trips the
transformer low voltage circuit breaker, then stage 2 trips the high voltage circuit breaker(s) with a
time delay after stage 1 operates.
The time graded tripping is valid for transformers connected to a ring bus, banked transformers
and feeder transformers.

Restricted earth fault protection

The SEF elements can be applied in a high impedance restricted earth fault scheme (REF), for
protection of a star-connected transformer winding whose neutral is earthed directly or through
impedance.
As shown in Figure 2.1.26, the differential current between the residual current derived from the
three-phase feeder currents and the neutral current in the neutral conductor is introduced into the
SEF elements. Two external components, a stabilising resistor and a varistor, are connected as
shown in the figure. The former increases the overall impedance of the relay circuit and stabilises
the differential voltage, and the latter suppresses any overvoltage in the differential circuit.

 34 
 6 F 2 S 0 8 9 7

Power
Transformer

Varistor

Stabilising GRD140
Resistor SEF input

Figure 2.1.26 High Impedance REF

Scheme Logic
Figure 2.1.27 to 2.1.30 show the scheme logic for the directional sensitive earth fault protection.
The directional control characteristic can be selected to “FWD” or “REV” or “Non” by scheme
switch setting [SE-DIR].

Figure 2.1.27 shows the scheme logic of directional sensitive earth fault protection SEF1 with
inverse time or definite time selective two-stage overcurrent protection. The definite time
protection is selected by setting [MSE1] to “DT”. The element SEF1 is enabled for sensitive earth
fault protection and stage 1 trip signal SEF1 TRIP is given through the delayed pick-up timer
TSE1. The inverse time protection is selected by setting [MSE1] to either “IEC”, “IEEE”, “US” or
“CON” and then setting [MEF1C] according to the required IDMT characteristic. The element
SEF1 is enabled and stage 1 trip signal SEF1_TRIP is given.
Both protections provide stage 2 trip signal SEF1-S2 through a delayed pick-up timer TSE12.
When the standby earth fault protection is applied by introducing earth current from the
transformer low voltage neutral circuit, stage 1 trip signals are used to trip the transformer low
voltage circuit breaker. If SEF1 continues operating after stage 1 has operated, the stage 2 trip
signal can be used to trip the transformer high voltage circuit breaker(s).
SEF1HS (high speed) element is used for blocked overcurrent protection. See Section 2.1.3.6.
The SEF2 protection also provides selective definite time or inverse time characteristic as shown
in Figure 2.1.28. The scheme logic of SEF2 is the same as that of SEF1 except for SEF1-S2_TRIP.
Figure 2.1.29 and Figure 2.1.30 show the scheme logic of the definite time sensitive earth fault
protection SEF3 and SEF4. SEF3 and SEF4 give trip and alarm signals SEF3_TRIP and
SEF4_ALARM through delayed pick-up timers TSE3 and TSE4 respectively.
ICD is the inrush current detector ICD, which detects second harmonic inrush current during
transformer energisation, and can block the SEF1 to SEF4 protection by the scheme switches
[SE1-2F] to [SE4-2F] respectively. See Section 2.1.8.1.
The SEF1 to SEF4 protection provide the delayed trip control function (instantaneous trip or
delayed trip) according to the trip shot number for a fault such as a reclose-on-to-fault in
multi-shot reclosing (see Section 2.5). If a permanent fault occurs, the following tripping (Trip)
and reclose initiating (ARC) is executed:
Trip (1st)  ARC (1st)  Trip (2nd)  ARC (2nd)  Trip (3rd)  ARC (3rd)  Trip (4th) 
ARC (4th)  Trip (5th)  ARC (5th)  Trip (6th)

 35 
 6 F 2 S 0 8 9 7

Each tripping is selected by setting [SE-TP] to any one of “Inst”(instantaneous trip),

“Set”(delayed trip by TSE and [MSE1] setting) or “Off”(blocked).
The SEF1 to SEF4 protections can be disabled by the scheme switches [SE1EN] to [SE4EN] or
PLC signals SEF1_BLOCK to SEF4_BLOCK. The SEF1 stage 2 trip of standby earth fault
protection can be disabled by the scheme switch [SE1S2].
141 TSE1
SEF1 t 0
1 & & 291
& 0.00 - 300.00s 1 SEF1-S1
[SE1-2F] _TRIP
[SE1EN]
+ "Block" +
& "ON" &
ICD
SEF1 142
INST & TSE12
[SE1S2] t 0 292
& SEF1-S2_
+
SEF1-INST "ON" 0.00 - 300.00s TRIP
1 1
1704 SEF1_INST_TP
[MSE1] 1552 SEF1_BLOCK 1
+ &
"IEC" Non VTF
VTF_SE1BLK 1
"IEEE" + "OFF" SEF1 ON

"US" Delayed trip control:

"CON" SHOT NUM1

&

 1 SEF1-INST
 
"DT" From Figure   
  
2.5.1.
RPF 
& 1 & SHOT NUM6
&
1 "Inst" SE1 OFF
RPR & 1 & "Set"
[SE1-TP1]
"OFF" &
"ON" +   1 1 SEF1 ON
[RPEN]  
"OFF" 
+   
  
"FWD" 
"Inst"
[SE1 DIR] "REV"
"Set"
"NON" [SE1-TP6]
+ "OFF" &
+
SEF1HS SEF1 HS

Figure 2.1.27 SEF1 Sensitive Earth Fault Protection Scheme Logic

 36 
 6 F 2 S 0 8 9 7

143 TSE2
SEF2 t 0
1 & & 293
& 0.00 - 300.00s 1 SEF2_TRIP
[SE2-2F]
[SE2EN]
+ "Block" +
& "ON" &
ICD
SEF2 144
INST &

SEF2-INST
1 1
1705 SEF2_INST_TP
[MSE2] 1553 SEF2_BLOCK 1
+ &
"IEC" Non VTF
VTF_SE2BLK 1
"IEEE" + "OFF" SEF2 ON

"US" Delayed trip control:

"CON" SHOT NUM1

&

 1 SEF2-INST
 
"DT" From Figure   
  
2.5.1.
RPF 
& 1 & SHOT NUM6
&
1 "Inst" SE2 OFF
RPR & 1 & "Set"
[SE2-TP1]
"OFF" &
"ON" +   1 1 SEF2 ON
[RPEN]  
"OFF" 
+   
  
"FWD" 
"Inst"
[SE2 DIR] "REV"
"Set"
"NON" [SE2-TP6]
+ "OFF" &
+

Figure 2.1.28 SEF2 Sensitive Earth Fault Protection Scheme Logic

145 TSE3
SEF3 & t 0
& 294
1 SEF3 TRIP
0.00 - 300.00s
[SE3-2F] [SE3EN]
+ "Block" +
& "ON" &
ICD SEF3-INST
1
1706 SEF3_INST_TP

RPF 1554 SEF3_BLOCK 1

& 1 & &
Non VTF
RPR 1
& 1 & VTF_SE3BLK 1
+ "OFF" SEF3 ON
"ON"
[RPEN] Delayed trip control:
"OFF"
+
"FWD" SHOT NUM1
[SE3 DIR] 
&
"REV"

 1 SEF3-INST
 
From Figure   
"NON" 
+ 2.5.1.  

SHOT NUM6
&
"Inst" SE3 OFF
"Set"
[SE3-TP1]
"OFF" &
+   1 1 SEF3 ON
  
  
  
"Inst" 

"Set"
[SE3-TP6]
"OFF" &
+

Figure 2.1.29 SEF3 Sensitive Earth Fault Protection Scheme Logic

 37 
 6 F 2 S 0 8 9 7

146 TSE4
SEF4 & t 0
& 295
1 SEF4_ALARM
0.00 - 300.00s
[SE4-2F] [SE4EN]
+ "Block" +
& "ON" &
ICD SEF4-INST
1
1707 SEF4_INST_TP

RPF 1555 SEF4_BLOCK 1

& 1 & &
Non VTF
RPR 1
& 1 & VTF_SE4BLK 1
+ "OFF" SEF4 ON
"ON"
[RPEN] Delayed trip control:
"OFF"
+
"FWD" SHOT NUM1
[SE4 DIR] 
&
"REV"

 1 SEF4-INST
 
From Figure   
"NON" 
+ 2.5.1.  

SHOT NUM6
&
"Inst" SE4 OFF
"Set"
[SE4-TP1]
"OFF" &
+   1 1 SEF4 ON
  
  
  
"Inst" 

"Set"
[SE4-TP6]
"OFF" &
+

Figure 2.1.30 SEF4 Sensitive Definite Earth Fault Protection Scheme Logic

Setting
The table below shows the setting elements necessary for the sensitive earth fault protection and
their setting ranges.
Element Range Step Default Remarks
SE 95 – 95 1 0 SEF characteristic angle
SEV 0.5 – 100.0 0.1 V 3.0V SEF ZPS voltage level
SE1 0.01 – 1.00 A 0.01 A 0.05 A SEF1 threshold setting
(0.002 – 0.200 A)(*) (0.001 A) (0.010 A)
TSE1 0.00 – 300.00 s 0.01 s 1.00 s SEF1 definite time setting. Required if
[MSE1] = DT.
TSE1M 0.010 – 1.500 0.001 1.000 SEF1 inverse time multiplier setting.
Required if [MSE1] = IEC, IEEE or US.
TSE1R 0.0 – 300.0 s 0.1 s 0.0 s SEF1 definite time delayed reset. Required
if [MSE1] = IEC or [SE1R] = DEF.
TSE1RM 0.010 – 1.500 0.001 1.000 SEF1 dependent time delayed reset time
multiplier. Required if [SE1R] = DEP.
TSE12 0.00 – 300.00 s 0.01 s 1.00 s SEF1 stage 2 definite time setting
SE2 0.01 – 1.00 A 0.01 A 0.05 A SEF2 threshold setting
(0.002 – 0.200 A)(*) (0.001 A) (0.010 A)
TSE2 0.00 – 300.00 s 0.01 s 1.00 s SEF2 definite time setting. Required if
[MSE2] = DT.
TSE2M 0.010 – 1.500 0.001 1.000 SEF2 inverse time multiplier setting.
Required if [MSE2] = IEC, IEEE or US.
TSE2R 0.0 – 300.0 s 0.1 s 0.0 s SEF2 definite time delayed reset. Required
if [MSE2] = IEC or [SE1R] = DEF.

 38 
 6 F 2 S 0 8 9 7

Element Range Step Default Remarks

TSE2RM 0.010 – 1.500 0.001 1.000 SEF2 dependent time delayed reset time
multiplier. Required if [SE2R] = DEP.
SE3 0.01 – 1.00 A 0.01 A 0.05 A SEF3 threshold setting
(0.002 – 0.200 A)(*) (0.001 A) (0.010 A)
TSE3 0.00 – 300.00 s 0.01 s 1.00 s SEF3 definite time setting.
SE4 0.01 – 1.00 A 0.01 A 0.05 A SEF4 threshold setting
(0.002 – 0.200 A)(*) (0.001 A) (0.010 A)
TSE4 0.00 – 300.00 s 0.01 s 1.00 s SEF4 definite time setting.
RP 0.00 – 100.00 W 0.01 W 0.00 W Residual power sensitivity
(0.00 – 20.00 W)(*) (0.01 W) (0.00 W)
[SE1EN] Off / On Off SEF1 Enable
[SE1-DIR] FWD / REV / NON FWD SEF1 directional characteristic
[MSE1] DT/IEC/IEEE/US/CON DT SEF1 characteristic
[MSE1C] SEF1 inverse curve type.
MSE1C-IEC NI / VI / EI / LTI NI Required if [MSE1] = IEC.
MSE1C-IEEE MI / VI / EI MI Required if [MSE1] = IEEE.
MSE1C-US CO2 / CO8 CO2 Required if [MSE1] = US.
[SE1R] DEF / DEP DEF SEF1 reset characteristic. Required if
[MSE1] = IEEE or US.
[SE1S2] Off / On Off SEF1 stage 2 timer enable
[VTF-SE1BLK] Off / On Off VTF block enable
[SE2EN] Off / On Off SEF2 Enable
[SE2-DIR] FWD / REV /NON FWD SEF2 directional characteristic
[MSE2] DT/IEC/IEEE/US/CON DT SEF2 characteristic
[MSE2C] SEF2 inverse curve type.
MSE2C-IEC NI / VI / EI / LTI NI Required if [MSE2] = IEC.
MSE2C-IEEE MI / VI / EI MI Required if [MSE2] = IEEE.
MSE2C-US CO2 / CO8 CO2 Required if [MSE2] = US.
[SE2R] DEF / DEP DEF SEF2 reset characteristic. Required if
[MSE2] = IEEE or US.
[VTF-SE2BLK] Off / On Off VTF block enable
[SE3EN] Off / On Off SEF3 Enable
[SE3-DIR] FWD / REV / NON FWD SEF3 directional characteristic
[VTF-SE3BLK] Off / On Off VTF block enable
[SE4EN] Off / On Off SEF4 Enable
[SE4-DIR] FWD / REV / NON FWD SEF4 directional characteristic
[VTF-SE4BLK] Off / On Off VTF block enable
[RPEN] Off / On Off Residual power block enable
(*) Current values shown in parenthesis are in the case of a 1 A rating. Other current values are in the
case of a 5 A rating.

SEF
SEF is set lower than the available earth fault current and higher than the erroneous zero-phase
current. The erroneous zero-phase current exists under normal conditions due to the unbalanced
feeder configuration. The zero-phase current is normally fed from a core balance CT on the feeder,
but if it is derived from three phase CTs, the erroneous current may be caused also by the CT error
during phase faults.

 39 
 6 F 2 S 0 8 9 7

The erroneous steady state zero-phase current can be acquired on the metering screen of the relay
front panel.

Directional SEF
Directional SEF protection is commonly applied to unearthed systems, and to systems earthed by
an inductance (Peterson Coil). Refer to appendix B for application guidance.

High impedance REF protection

CT saturation under through fault conditions results in voltage appearing across the relay circuit.
The voltage setting of the relay circuit must be arranged such that it is greater than the maximum
voltage that can occur under through fault conditions. The worst case is considered whereby one
CT of the balancing group becomes completely saturated, while the others maintain linear
operation. The excitation impedance of the saturated CT is considered to approximate a
short-circuit.
Healthy CT Saturated CT
Transformer
Circuit

IF
Varistor ZM0
RCT
VS

Stabilising
Resistor GRD140
RS RL

Figure 2.1.31 Maximum Voltage under Through Fault Condition

The voltage across the relay circuit under these conditions is given by the equation:
VS = IF×(RCT + RL)
where:
VS = critical setting voltage (rms)
IF = maximum prospective secondary through fault current (rms)
RCT = CT secondary winding resistance
RL = Lead resistance (total resistance of the loop from the saturated CT to the relaying
point)
A series stabilising resistor is used to raise the voltage setting of the relay circuit to VS. No safety
margin is needed since the extreme assumption of unbalanced CT saturation does not occur in
practice. The series resistor value, RS, is selected as follows:
RS = VS / IS
IS is the current setting (in secondary amps) applied to the GRD140 relay. However, the actual
fault setting of the scheme includes the total current flowing in all parallel paths. That is to say that
the actual primary current for operation, after being referred to the secondary circuit, is the sum of
the relay operating current, the current flowing in the varistor, and the excitation current of all the
parallel connected CTs at the setting voltage. In practice, the varistor current is normally small
enough that it can be neglected. Hence:
IS ≦ IP / N – 4Imag
where:

 40 
 6 F 2 S 0 8 9 7

IS = setting applied to GRD140 relay (secondary amps)

IP = minimum primary current for operation (earth fault sensitivity)
N = CT ratio
Imag = CT magnetising (excitation) current at voltage VS
More sensitive settings for IS allow for greater coverage of the transformer winding, but they also
require larger values of RS to ensure stability, and the increased impedance of the differential
circuit can result in high voltages being developed during internal faults. The peak voltage, Vpk,
developed may be approximated by the equation:

Vpk = 2× 2  Vk   I F R S  Vk 

where:
Vk = CT knee point voltage
IF = maximum prospective secondary current for an internal fault
When a Metrosil is used for the varistor, it should be selected with the following characteristics:
V = CIβ
where:
V = instantaneous voltage
I = instantaneous current
 = constant, normally in the range 0.20 - 0.25
C = constant.
The C value defines the characteristics of the metrosil, and should be chosen according to the
following requirements:
1. The current through the metrosil at the relay voltage setting should be as low as possible,
preferably less than 30mA for a 1Amp CT and less than 100mA for a 5Amp CT.
2. The voltage at the maximum secondary current should be limited, preferably to 1500Vrms.
Restricted earth fault schemes should be applied with high accuracy CTs whose knee point voltage
Vk is chosen according to the equation:
Vk ≧ 2×VS
where VS is the differential stability voltage setting for the scheme.

2.1.3.5 Negative Sequence Overcurrent Protection

The negative sequence overcurrent protection (NOC) is used to detect asymmetrical faults
(phase-to-phase and phase-to-earth faults) with high sensitivity in conjunction with phase
overcurrent protection and residual overcurrent protection. It also used to detect load unbalance
conditions.
Phase overcurrent protection must be set to lower sensitivity when the load current is large but
NOC sensitivity is not affected by magnitude of the load current, except in the case of erroneous
negative sequence current due to the unbalanced configuration of the distribution lines.
For some earth faults, only a small zero sequence current is fed while the negative sequence
current is comparatively larger. This is probable when the fault occurs at the remote end with a
small reverse zero sequence impedance and most of the zero sequence current flows to the remote
end.

 41 
 6 F 2 S 0 8 9 7

In these cases, NOC backs up the phase overcurrent and residual overcurrent protection. The NOC
also protects the rotor of a rotating machine from over heating by detecting a load unbalance.
Unbalanced voltage supply to a rotating machine due to a phase loss can lead to increases in the
negative sequence current and in machine heating.
GRD140 provides the directional negative sequence overcurrent protection with definite time
characteristics.
Two independent elements NOC1 and NOC2 are provided for tripping and alarming. These
elements can be directionalised by polarising against the negative sequence voltage.
The NOC protection is enabled when three-phase current is introduced and the scheme switch
[APPL-CT] is set to “3P”.

Scheme Logic
Figure 2.1.32 and 2.1.33 show the scheme logic of directional negative sequence overcurrent
protection NOC1 and NOC2. The directional control characteristic can be selected to “Forward”
or “Reverse” or “Non” by scheme switch setting [NC1-DIR] and [NC2-DIR] (not shown in
Figures 2.1.32 and 2.1.33).

Figure 2.1.32 shows the scheme logic of directional negative sequence overcurrent protection
NOC1 with inverse time or definite time selective two-stage overcurrent protection. The definite
time protection is selected by setting [MNC1] to “DT”, and the trip signal NOC1 TRIP is given
through the delayed pick-up timer TEF1. The inverse time protection is selected by setting
[MNC1] to any one of “IEC”, “IEEE”, “US” or “CON” and then setting [MNC1C] according to
the required IDMT characteristic, and the trip signal NOC1_TRIP is given.
The NOC2 protection also provides selective definite time or inverse time characteristic as shown
in Figure 2.1.33. The scheme logic of NOC2 is the same as that of the NOC1.
When the VTFS or CTFS detects a VT failure or a CT failure, it can alarm and block the NOC1
and NOC2 protection by the scheme switch [VTF-NC1BLK] and [VTF-NC2BLK] or
[CTF-NC1BLK] and [CTF- NC2BLK] respectively.
The NOC1 and NOC2 protection can be disabled by the scheme switches [NC1EN], [NC2EN] and
[APPL-CT] or the PLC signals NOC1_BLOCK and NOC2_BLOCK respectively.
The scheme switch [APPL-CT] is available in which three-phase overcurrent protection can be
selected. The NOC protection is enabled when three-phase current is introduced and [APPL-CT]
is set to “3P”.

 42 
 6 F 2 S 0 8 9 7

169 TNC1
NOC1 t 0 311
& & NOC1_TRIP
1
[NC1-2F 0.00 - 300.00s
+ "Block"
&
ICD
NOC1 170
(INST)
&
[NOC1]
+
"IEC" [NC1-EN]
+ "OFF" 1
"IEEE"

"US"

"CON"
"DT"

1560 NOC1_BLOCK 1
&
Non VTF
[VTF-NC1BLK] 1
+ "OFF"
Non CTF
[CTF-NC1BLK] 1
+ "OFF"

Figure 2.1.32 Negative Sequence Overcurrent Protection NOC1 Scheme Logic

171 TNC2
NOC2 t 0 312
& & NOC2_ALARM
1
[NC2-2F 0.00 - 300.00s
+ "Block"
&
ICD
NOC2 185
(INST)
&
[NOC1]
+
"IEC" [NC2-EN]
+ "OFF" 1
"IEEE"

"US"

"CON"

"DT"

1561 NOC2_BLOCK 1
&
Non VTF
[VTF-NC2BLK] 1
+ "OFF"
Non CTF
[CTF-NC2BLK] 1
+ "OFF"

Figure 2.1.33 Negative Sequence Overcurrent Protection NOC2 Scheme Logic

Setting
The table below shows the setting elements necessary for the NOC protection and their setting
ranges.
Element Range Step Default Remarks
NC 95 – 95 1 45 NOC characteristic angle
NCV 0.5 – 25.0 V 0.1 V 3.0 V NOC NPS voltage level
NC1 0.5 – 10.0 A 0.1 A 2.0 A NOC1 threshold setting.
(0.10 – 2.00 A)(*) (0.01 A) (0.40 A)

 43 
 6 F 2 S 0 8 9 7

Element Range Step Default Remarks

TNC1 0.00 – 300.00 s 0.01 s 1.00 s NOC1 definite time setting. Required if [MNC1] = DT.
TNC1M 0.010 – 1.500 0.001 1.000 NOC1 time multiplier setting. Required if [MNC1] =
IEC, IEEE or US.
TNC1R 0.0 – 300.0 s 0.1 s 0.0 s NOC1 definite time delayed reset. Required if [NC1R]
= DEF.
TNC1RM 0.010 – 1.500 0.001 1.000 NC1 dependent time delayed reset time multiplier.
Required if [NC1R] = DEP.
NC2 0.5 - 10.0 A 0.1 A 1.0 A NOC2 threshold setting.
(0.10 – 2.00 A) (0.01 A) (0.20 A)
TNC2 0.00 – 300.00 s 0.01 s 1.00 s NOC2 definite time setting
TNC2M 0.010 – 1.500 0.001 1.000 NOC2 time multiplier setting. Required if [MNC2] =
IEC, IEEE or US.
TNC2R 0.0 – 300.0 s 0.1 s 0.0 s NOC2 definite time delayed reset. Required if [NC2R]
= DEF.
TNC2RM 0.010 – 1.500 0.001 1.000 NC2 dependent time delayed reset time multiplier.
Required if [NC2R] = DEP.
[NC1EN] Off / On Off NOC1 Enable
[NC1-DIR] FWD/REV/NON FWD NOC1 Directional Characteristic
[MNC1C] NOC1 inverse curve type.
MNC1C-IEC NI / VI / EI / LTI NI Required if [MNC1] = IEC.
MNC1C-IEEE MI / VI / EI MI Required if [MNC1] = IEEE.
MNC1C-US CO2 / CO8 CO2 Required if [MNC1] = US.
[NC1R] DEF / DEP DEF NOC1 reset characteristic. Required if [MNC1] = IEEE
or US.
[CTF-NC1BLK] Off / On Off CTF block enable for NOC1
[VTF-NC1BLK] Off / On Off VTF block enable for NOC1
[NC2EN] Off / On Off NOC2 Enable
[NC2-DIR] FWD/REV/NON FWD NOC2 Directional Characteristic
[MNC2C] NOC2 inverse curve type.
MNC2C-IEC NI / VI / EI / LTI NI Required if [MNC2] = IEC.
MNC2C-IEEE MI / VI / EI MI Required if [MNC2] = IEEE.
MNC2C-US CO2 / CO8 CO2 Required if [MNC2] = US.
[NC2R] DEF / DEP DEF NOC2 reset characteristic. Required if [MNC2] = IEEE
or US.
[CTF-NC2BLK] Off / On Off CTF block enable for NOC2
[VTF-NC2BLK] Off / On Off VTF block enable for NOC2
[APPL-CT] 3P / 2P / 1P 3P Three-phase current input
(*) Current values shown in the parenthesis are in the case of a 1 A rating. Other current
values are in the case of a 5 A rating.

Sensitive setting of NOC1 and NOC2 thresholds is restricted by the negative phase sequence
current normally present on the system. The negative phase sequence current is measured in the
relay continuously and displayed on the metering screen of the relay front panel along with the
maximum value. It is recommended to check the display at the commissioning stage and to set
NOC1 and NOC2 to 130 to 150% of the maximum value displayed.
The delay time setting TNC1 and TNC2 is added to the inherent delay of the measuring elements
NOC1 and NOC2. The minimum operating time of the NOC elements is around 200ms.

 44 
 6 F 2 S 0 8 9 7

Under fault conditions, the negative sequence current lags the negative sequence voltage by an
angle dependent on the negative sequence source impedance of the system. This should be
accounted for by setting the NOC characteristic angle setting [NC] when the negative sequence
protection is used in directional mode. Typical settings are as follows:
 60 for transmission systems
 +45 for distribution systems

2.1.3.6 Application of Protection Inhibits

All GRD140 protection elements can be blocked by a binary input signal. This feature is useful in
a number of applications.

Blocked Overcurrent Protection

Conventional time-graded definite time overcurrent protection can lead to excessive fault
clearance times being experienced for faults closest to the source. The implementation of a
blocked overcurrent scheme can eliminate the need for grading margins and thereby greatly
reduce fault clearance times. Such schemes are suited to radial feeder circuits, particularly where
substations are close together and pilot cables can be economically run between switchboards.
Figure 2.1.34 shows the operation of the scheme.
Instantaneous phase fault and earth fault pick-up signals OC1HS, EF1HS and SEF1HS of OC1,
EF1 and SEF1 elements are allocated to any of the binary output relays and used as a blocking
signal. OC2, EF2 and SEF2 protections are set with a short delay time. (For pick-up signals, refer
to Figure 2.1.16, 2.1.20 and 2.1.27.)
For a fault at F as shown, each relay sends the blocking signal to its upstream neighbor. The signal
is input as a binary input signal OC2 BLOCK, EF2 BLOCK and SEF2 BLOCK at the receiving
end, and blocks the OC2, EF2 and SEF2 protection. Minimum protection delays of 50ms are
recommended for the OC2, EF2 and SEF2 protection, to ensure that the blocking signal has time
to arrive before protection operation.
Inverse time graded operation with elements OC1, EF1 and SEF1 are available with the scheme
switch [MOC1], [MEF1] and [MSE1] setting, thus providing back-up protection in the event of a
failure of the blocked scheme.

Trip
GRD140 GRD140 GRD140

OC2/EF2/SEF2 OC2/EF2/SEF2 OC2/EF2/SEF2

OCHS/EFHS/ OCHS/EFHS/
High SEFHS High SEFHS
Speed Speed
Block Block

Figure 2.1.34 Blocked Overcurrent Protection

 45 
 6 F 2 S 0 8 9 7

Blocked Busbar Protection

Non-directional overcurrent protection can be applied to provide a busbar zone scheme for a
simple radial system where a substation has only one source, as illustrated in Figure 2.1.35.
For a fault on an outgoing feeder F1, the feeder protection sends a hardwired blocking signal to
inhibit operation of the incomer, the signal OCHS, EFHS and SEFHS being generated by the
instantaneous phase fault, and earth fault pick-up outputs of OC1, EF1 and SEF1 allocated to any
of the binary output relays. Meanwhile, the feeder is tripped by the OC1, EF1 and SEF1 elements,
programmed with inverse time or definite time delays and set to grade with downstream
protections.
The incomer protection is programmed to trip via its instantaneous elements OC2, EF2 and SEF2
set with short definite time delay settings (minimum 50ms), thus providing rapid isolation for
faults in the busbar zone F2.
At the incomer, inverse time graded operation with elements OC1, EF1 and SEF1 are available
with the scheme switch [MOC1], [MEF1] and [MSE1] setting, thus providing back-up protection
in the event of failure of the blocked scheme.
GRD140 integrated circuit breaker failure protection can be used to provide additional back-trips
from the feeder protection to the incomer, and from the incomer to the HV side of the power
transformer, in the event of the first trip failing to clear the earth fault.
In the case of more complex systems where the substation has two incomers, or where power can
flow into the substation from the feeders, then directional protection must be applied.

GRD140 Delayed Back-up Trip

OC1/EF1/SEF1
High Speed Block to Incomer for Feeder Fault
OC2/ EF2/SEF2

Fast Trip

F2
Feeder Trip Feeder Trip Feeder Trip
GRD140 GRD140 GRD140

OC1/EF1/SEF1 OC1/EF1/SEF1 OC1/EF1/SEF1

OCHS/EFHS/ OCHS/EFHS/ OCHS/EFHS/
SEFHS SEFHS SEFHS
F1

Figure 2.1.35 Blocked Busbar Protection Scheme 1

Figure 2.1.36 shows one half of a two-incomer station. A directional overcurrent relay protects the
incomer, with non-directional overcurrent units on the feeders.

 46 
 6 F 2 S 0 8 9 7

GRD140
Directional
(IDMTL) Delayed Back-up Trip
OC1/EF1/SEF1
(50ms) Trip Bus Section and Bus Coupler
OC2/EF2/SEF2
(250ms)
OC3/EF3/SEF3

High Speed Block

Trip Incomer

Bus Section

Bus Coupler

Feeder Trip Feeder Trip

GRD140 GRD140
Non-directional Non-directional

OC1/EF1/SEF1 OC1/EF1/SEF1

OCHS/EFHS/ OCHS/EFHS/
SEFHS SEFHS

Figure 2.1.36 Blocked Busbar Protection Scheme 2

For a fault on an outgoing feeder, the non-directional feeder protection sends a hardwired blocking
signal to inhibit operation of both incomers, the signal OCHS, EFHS and SEFHS being generated
by the instantaneous phase fault and earth fault pick-up outputs. Meanwhile, the feeder is tripped
by the OC1, EF1 and SEF1 elements, programmed with inverse time delays and set to grade with
downstream protections.
The incomer protection is programmed for directional operation such that it will only trip for
faults on the busbar side of its CTs. Hence, although a fault on the HV side may be back-fed from
the busbars, the relay does not trip.
For a fault in the busbar zone, the GRD140 is programmed to trip the bus section and bus coupler
circuit breakers via its instantaneous elements OC2, EF2 and SEF2 set with short definite time
delay settings (minimum 50ms). This first stage trip maintains operation of half the substation in
the event of a busbar fault or incomer fault in the other half.
If the first stage trip fails to clear the fault, a second stage trip is given to the local incomer circuit
breaker via instantaneous elements OC3, EF3 and SEF3 after a longer delay, thus isolating a fault
on the local busbar.
GRD140 integrated circuit breaker fail protection can be used to provide additional back-trips
from the feeder protection to the incomer, and from the incomer to the HV side of the power
transformer, in the event of the main trip failing to clear the fault.
A further development of this scheme might see directional relays being applied directly to the bus
section and bus coupler circuit breakers, to speed up operation of the scheme.
This scheme assumes that a busbar fault cannot be fed from the outgoing feeder circuits. In the
case of an interconnected system, where a remote power source may provide a back-feed into the
substation, directional relays must also be applied to protect the feeders.

 47 
 6 F 2 S 0 8 9 7

2.1.4 Phase Undercurrent Protection

The phase undercurrent protection is used to detect a decrease in current caused by a loss of load,
typically motor load. Two stage undercurrent protection UC1 and UC2 are available.
The undercurrent element operates for current falling through the threshold level. But the
operation is blocked when the current falls below 4 % of CT secondary rating to discriminate the
loss of load from the feeder tripping by other protection. Figure 2.1.37 shows the undercurrent
element characteristic.

Setting value
|I|  UC1 setting
Operating zone & UC1

0.04In
|I|  UC2 setting
0 & UC2
I

|I|  0.04×In

In: rated current

Figure 2.1.37 Undercurrent Element Characteristic

Each phase has two independent undercurrent elements for tripping and alarming. The elements
are programmable for instantaneous or definite time delayed operation.
The undercurrent element operates on a per phase basis, although tripping and alarming is three-
phase only.

Scheme Logic
Figure 2.1.38 shows the scheme logic of the phase undercurrent protection.
The undercurrent elements UC1 and UC2 output UC1 TRIP and UC2 ALARM through delayed
pick-up timers TUC1 and TUC2.
This protection can be disabled by the scheme switch [UC1EN] and [UC2EN] or PLC signals UC1
BLOCK and UC2 BLOCK.
Further, this protection can be blocked when CT failure (CTF) is detected.

 48 
 6 F 2 S 0 8 9 7

TUC1
161 t 0 302
A & & & UC1-A_TRIP
162 t 0 303
UC1 B & & & UC1-B_TRIP
163 t 0 304
C UC1-C_TRIP
& & &
0.00 - 300.00s 301
[UC1EN] 1 UC1_TRIP
+
"ON"
TUC2
164 t 0 306
A & UC2-A_ALARM
& &
165 t 0 307
UC2 B & & & UC2-B_ALARM
166 t 0 308
C UC2-C_ALARM
& & &
0.00 - 300.00s 305
[UC2EN] 1 UC2_ALARM
A +
"ON"
I
0.04In B
C

NON CTF

[CTF_UC1BLK] 1 &
+
"OFF"

1568 UC1_BLOCK 1

[CTF_UC2BLK] 1 &
+
"OFF"

1569 UC2_BLOCK 1 In : Rated current

Figure 2.1.38 Undercurrent Protection Scheme Logic

Setting
The table below shows the setting elements necessary for the undercurrent protection and their
setting ranges.
Element Range Step Default Remarks
UC1 0.5 – 10.0 A 0.1 A 1.0 A UC1 threshold setting
(0.10 – 2.00 A)(*) (0.01 A) (0.20 A)
TUC1 0.00 – 300.00 s 0.01 s 1.00 s UC1 definite time setting
UC2 0.5 – 10.0 A 0.1 A 2.0 A UC2 threshold setting
(0.10 – 2.00 A) (0.01 A) (0.40 A)
TUC2 0.00 – 300.00 s 0.01 s 1.00 s UC2 definite time setting
[UC1EN] Off / On Off UC1 Enable
[UC2EN] Off / On Off UC2 Enable
[CTF-UC1BLK] Off / On Off UC1 CTF block
[CTF-UC2BLK] Off / On Off UC2 CTF block
(*) Current values shown in parenthesis are in the case of a 1 A rating. Other current values are in
the case of a 5 A rating.

 49 
 6 F 2 S 0 8 9 7

2.1.5 Thermal Overload Protection

The temperature of electrical plant rises according to an I2t function and the thermal overload
protection in GRD140 provides a good protection against damage caused by sustained
overloading. The protection simulates the changing thermal state in the plant using a thermal
model.
The thermal state of the electrical system can be shown by equation (1).
I2  t 
θ = 1  e    100% (1)
2
I AOL  

where:
 = thermal state of the system as a percentage of allowable thermal capacity,
I = applied load current,
IAOL = allowable overload current of the system,
 = thermal time constant of the system.
The thermal state 0% represents the cold state and 100% represents the thermal limit, which is the
point at which no further temperature rise can be safely tolerated and the system should be
disconnected. The thermal limit for any given system is fixed by the thermal setting IAOL. The relay
gives a trip output when θ= 100%.
The thermal overload protection measures the largest of the three phase currents and operates
according to the characteristics defined in IEC60255-8. (Refer to Appendix A for the
implementation of the thermal model for IEC60255-8.)
Time to trip depends not only on the level of overload, but also on the level of load current prior to
the overload - that is, on whether the overload was applied from ‘cold’ or from ‘hot’.
Independent thresholds for trip and alarm are available.
The characteristic of the thermal overload element is defined by equation (2) and equation (3) for
‘cold’ and ‘hot’. The cold curve is a special case of the hot curve where prior load current Ip is
zero, catering for the situation where a cold system is switched on to an immediate overload.
 I2 
t =τ·Ln  2 2  (2)
 I  I AOL 

 I2  I 2 
t =τ·Ln  2 2P  (3)
 I  I AOL 

where:
t = time to trip for constant overload current I (seconds)
I = overload current (largest phase current) (amps)
IAOL = allowable overload current (amps)
IP = previous load current (amps)
τ= thermal time constant (seconds)
Ln = natural logarithm
Figure 2.1.39 illustrates the IEC60255-8 curves for a range of time constant settings. The left-hand
chart shows the ‘cold’ condition where an overload has been switched onto a previously un-loaded
system. The right-hand chart shows the ‘hot’ condition where an overload is switched onto a

 50 
 6 F 2 S 0 8 9 7

system that has previously been loaded to 90% of its capacity.

Thermal Curves (Cold Curve - Thermal Curves (Hot Curve -

no prior load) 90% prior load)
1000 1000

100
100
Operate Time (minutes)

Operate Time (minutes)

10
10

1


1 100
100
50 0.1 50
20 20
0.1 10 10
0.01 5
5
2
2
1
0.01 1 0.001
1 10 1 10
Overload Current (Multiple of IAOL) Overload Current (Multiple of
IAOL)

Figure 2.1.39 Thermal Curves

Scheme Logic
Figure 2.1.40 shows the scheme logic of the thermal overload protection.
The thermal overload element THM has independent thresholds for alarm and trip, and outputs
alarm signal THM_ALARM and trip signal THM_TRIP. The alarming threshold level is set as a
percentage of the tripping threshold.
The alarming and tripping can be disabled by the scheme switches [THMAEN] and [THMEN]
respectively or PLC signals THMA_BLOCK and THM_BLOCK.
167
309
A & THM_ALARM
&
THM
168
T 310
& THM_TRIP
&
[THMAEN]
+
"ON"
[THMEN]
+
"ON"

1573 THMA_BLOCK 1

1572 THM_BLOCK 1

Figure 2.1.40 Thermal Overload Protection Scheme Logic

 51 
 6 F 2 S 0 8 9 7

Setting
The table below shows the setting elements necessary for the thermal overload protection and their
setting ranges.
Element Range Step Default Remarks
THM 2.0 – 10.0 A 0.1 A 5.0 A Thermal overload setting.
(0.40 – 2.00 A)(*) (0.01 A) (1.00 A) (THM = IAOL: allowable overload current)
THMIP 0.0 – 5.0 A 0.1 A 0.0 A Previous load current
(0.00 – 1.00 A)(*) (0.01 A) (0.00 A)
TTHM 0.5 - 100.0 min 0.1 min 10.0 min Thermal time constant
THMA 50 – 99 % 1% 80 % Thermal alarm setting.
(Percentage of THM setting.)
[THMEN] Off / On Off Thermal OL enable
[THMAEN] Off / On Off Thermal alarm enable
(*) Current values shown in the parenthesis are in the case of a 1 A rating. Other current
values are in the case of a 5 A rating.
Note: THMIP sets a minimum level of previous load current to be used by the thermal
element, and is only active when testing ([THMRST] = “ON”).

 52 
 6 F 2 S 0 8 9 7

2.1.6 Broken Conductor Protection

Series faults or open circuit faults which do not accompany any earth faults or phase faults are
caused by broken conductors, breaker contact failure, operation of fuses, or false operation of
single-phase switchgear.
Figure 2.1.41 shows the sequence network connection diagram in the case of a single-phase series
fault assuming that the positive, negative and zero sequence impedance of the left and right side
system of the fault location is in the ratio of k1 to (1 – k1), k2 to (1 – k2) and k0 to (1 – k0).

E1A
Single-phase series fault
E1B

k1 1– k1

k1Z1 I1F I1F (1-k1)Z1

E E1B

Positive phase sequence

k2Z2 I2F I2F (1-k2)Z2

Negative phase sequence

k0Z0 I0F I0F (1-k0)Z0

Zero phase sequence

I1F k2Z2 (1-k2)Z2 I1F

k1Z1 (1-k1)Z1
K0Z0 (1-k0)Z0
E1A E1B

I1F Z2
Z1
Z0
E1A E1B

Figure 2.1.41 Equivalent Circuit for a Single-phase Series Fault

Positive phase sequence current I1F, negative phase sequence current I2F and zero phase sequence

 53 
 6 F 2 S 0 8 9 7

current I0F at the fault location for a single-phase series fault are given by:

I1F + I2F + I0F =0 (1)

Z2FI2F  Z0FI0F = 0 (2)
E1A  E1B = Z1FI1F  Z2FI2F (3)
where,
E1A, E1B: power source voltage
Z1: positive sequence impedance
Z2: negative sequence impedance
Z0: zero sequence impedance

From the equations (1), (2) and (3), the following equations are derived.

Z 2 + Z0
I1F = Z Z + Z Z + Z Z (E1A  E1B)
1 2 1 0 2 0

Z0
I2F = Z Z + Z Z + Z Z (E1A  E1B)
1 2 1 0 2 0

Z2
I0F = Z Z + Z Z + Z Z (E1A  E1B)
1 2 1 0 2 0

The magnitude of the fault current depends on the overall system impedance, difference in phase
angle and magnitude between the power source voltages behind both ends.
Broken conductor protection element BCD detects series faults by measuring the ratio of negative
to positive phase sequence currents (I2F / I1F). This ratio is given by the negative and zero sequence
impedance of the system:

I2F |I2F| Z0
I1F = |I1F| = Z2 + Z0

The ratio is higher than 0.5 in a system when the zero sequence impedance is larger than the
negative sequence impedance. It will approach 1.0 in a high-impedance earthed or a one-end
earthed system.
The characteristic of the BCD element is shown in Figure 2.1.42 for stable operation.

I2

|I2|/|I1|  BCD
setting & BCD

|I1|  0.04In

|I2|  0.01In

0.01In
0 I1
0.04In In: rated current

Figure 2.1.42 BCD Element Characteristic

 54 
 6 F 2 S 0 8 9 7

Scheme Logic

Figure 2.1.43 shows the scheme logic of the broken conductor protection. BCD element outputs
trip signals BCD TRIP through a delayed pick-up timer TBCD.
The tripping can be disabled by the scheme switch [BCDEN], [APPL] or PLC signal BCD
BLOCK. The scheme switch [APPL-CT] is available in Model 400 and 420 in which three-phase
or two-phase phase overcurrent protection can be selected. The broken conductor protection is
enabled when three-phase current is introduced and [APPL-CT] is set to “3P” in those models.

172
TBCD
BCD t 0 313
BCD TRIP

[BCD-2F] & 0.00 - 300.00s

+ &
ICD "Block"

[BCDEN]
+
"ON"

[APPL-CT]
+
"3P"

1574 BCD_BLOCK 1

Figure 2.1.43 Broken Conductor Protection Scheme Logic

Settings

The table below shows the setting elements necessary for the broken conductor protection and
their setting ranges.
Element Range Step Default Remarks
BCD 0.10 – 1.00 0.01 0.20 I2 / I1
TBCD 0.00 – 300.00s 0.01s 0.00 s BCD definite time setting
[BCDEN] Off / On Off BCD Enable
[APPL-CT] 3P / 2P / 1P 3P Three-phase current input. Only
required in Model 400 and 420.

Minimum setting of the BC threshold is restricted by the negative phase sequence current
normally present in the system. The ratio I2 / I1 of the system is measured in the relay continuously
and displayed on the metering screen of the relay front panel, along with the maximum value of
the last 15 minutes I21 max. It is recommended to check the display at the commissioning stage.
The BCD setting should be 130 to 150% of I2 / I1 displayed.
Note: It must be noted that I2 / I1 is displayed only when the positive phase sequence current
(or load current ) in the secondary circuit is larger than 2 % of the rated secondary circuit
current.
TBCD should be set to more than 1 cycle to prevent unwanted operation caused by a transient
operation such as CB closing.

 55 
 6 F 2 S 0 8 9 7

2.1.7 Breaker Failure Protection

When fault clearance fails due to a breaker failure, the breaker failure protection (BFP) clears the
fault by backtripping adjacent circuit breakers.
If the current continues to flow even after a trip command is output, the BFP judges it as a breaker
failure. The existence of the current is detected by an overcurrent element CBF provided for each
phase. For high-speed operation of the BFP, a high-speed reset overcurrent element (less than
20ms) is used. The CBF element resets when the current falls below 80% of the operating value as
shown in Figure 2.1.44.

Pick-up

Drop-off

0 I

Drop-off/Pick-up=0.8

Figure 2.1.44 CBF element Characteristic

In order to prevent the BFP from starting by accident during maintenance work and testing, and
thus tripping adjacent breakers, the BFP has the optional function of retripping the original
breaker. To make sure that the breaker has actually failed, a trip command is made to the original
breaker again before tripping the adjacent breakers to prevent unnecessary tripping of the adjacent
breakers following the erroneous start-up of the BFP. It is possible to choose not to use retripping
at all, or use retripping with trip command plus delayed pick-up timer, or retripping with trip
command plus overcurrent detection plus delayed pick-up timer.
An overcurrent element and delayed pick-up timer are provided for each phase which also operate
correctly during the breaker failure routine in the event of an evolving fault.

Scheme logic
BFP initiation is performed on a per-phase basis. Figure 2.1.45 shows the scheme logic for the
BFP. The BFP is started by single phase reclose initiation signals CBF_INIT-A to CBF_INIT-C or
three-phase reclose initiation signal CBF_INIT. (These signals are assigned by the PLC default
setting). These signals must continuously exist as long as the fault is present.
The backtripping signal to the adjacent breakers CBF TRIP is output if the overcurrent element
CBF operates continuously for the setting time of the delayed pick-up timer TBTC after initiation.
Tripping of adjacent breakers can be blocked with scheme switch [BTC].
There are two kinds of modes for the retrip signal to the original breaker CBF RETRIP, the mode
in which retrip is controlled by the overcurrent element CBF, and the direct trip mode in which
retrip is not controlled. The retrip mode together with the trip block can be selected with the
scheme switch [RTC]. In the scheme switch [RTC], “DIR” is the direct trip mode, and “OC” is the
trip mode controlled by the overcurrent element CBF.
Figure 2.1.46 shows a sequence diagram for the BFP when a retrip and backup trip are used. If the
circuit breaker trips normally, the CBF is reset before timer TRTC or TBTC is picked up and the
BFP is reset. As TRTC and TBTC start at the same time, the setting value of TBTC should include
that of TRTC.
If the CBF continues to operate, a retrip command is given to the original breaker after the setting
time of TRTC. Unless the breaker fails, the CBF is reset by retrip. TBTC does not time-out and the
BFP is reset. This sequence of events may happen if the BFP is initiated by mistake and

 56 
 6 F 2 S 0 8 9 7

unnecessary tripping of the original breaker is unavoidable.

If the original breaker fails, retrip has no effect and the CBF continues operating and the TBTC
finally picks up. A trip command CBF TRIP is given to the adjacent breakers and the BFP is
completed.
The BFP protection can be disabled by the scheme switches [BTC] and [RTC] or the PLC signal
CBF BLOCK.

[BTC] 318
1 CBF TRIP
+
"ON" CBF_OP-A TBTC
173 322 t 0 319
A & & CBF TRIP-A
174 CBF_OP-B
CBF B
323 t 0 320
175 & & CBF TRIP-B
C
CBF_OP-C
324 t 0 321
& & CBF TRIP-C

0.00 - 300.00s
314
1 CBF RETRIP
TRTC
t 0 315
& CBF RETRIP-A
1
t 0 316
CBF RETRIP-B
& 1

t 0 317
& 1 CBF RETRIP-C

0.00 - 300.00s
1660 CBF_INIT-A
1 &

1661 CBF_INIT-B
1 &

1662 CBF_INIT-C
1 &
Default setting
GEN._TRIP 1663 CBF_INIT [RTC]
+
"OC"

"DIR"
[APPL-CT]
+
"3P" &
1570 CBF_BLOCK 1

Figure 2.1.45 Breaker Failure Protection Scheme Logic

 57 
 6 F 2 S 0 8 9 7

Fault Start CBFP

Trip
Adjacent
breakers Closed Open

TRIP
Normal trip Retrip
Original
breakers Closed Open Open
Tcb Tcb

OCBF
Toc Toc
TBF1
TRTC

CBF
RETRIP

TBF2
TBTC

CBF
TRIP

Figure 2.1.46 Sequence Diagram

Setting
The setting elements necessary for the breaker failure protection and their setting ranges are as
follows:
Element Range Step Default Remarks
CBF 0.5 – 10.0 A 0.1 A 2.5 A Overcurrent setting
(0.10 - 2.00 A)(*) (0.01 A) (0.50 A)
TRTC 0.00 – 300.00 s 0.01 s 0.40 s Retrip time setting
TBTC 0.00 – 300.00 s 0.01 s 0.50 s Back trip time setting
[RTC] Off / DIR / OC Off Retrip control
[BTC] Off / On Off Back trip control
(*) Current values shown in the parentheses are in the case of 1 A rating. Other
current values are in the case of 5 A rating.
The overcurrent element CBF checks that the circuit breaker has opened and that the current has
disappeared. Therefore, since it is allowed to respond to load current, it can be set to 10 to 200% of
the rated current.
The settings of TRTC and TBTC are determined by the opening time of the original circuit breaker
(Tcb in Figure 2.1.46) and the reset time of the overcurrent element (Toc in Figure 2.1.46). The
timer setting example when using retrip can be obtained as follows.
Setting of TRTC = Breaker opening time + CBF reset time + Margin
= 40ms + 10ms + 20ms
= 70ms
Setting of TBTC = TCBF1 + Output relay operating time + Breaker opening time +
CBF reset time + Margin
= 70ms + 10ms + 40ms + 10ms + 10ms
= 140ms
If retrip is not used, the setting of the TBTC can be the same as the setting of the TRTC.

 58 
 6 F 2 S 0 8 9 7

2.1.8 Countermeasures for Magnetising Inrush

GRD140 provides the following two schemes to prevent incorrect operation from a magnetising
inrush current during transformer energisation.
- Protection block by inrush current detector
- Cold load protection

2.1.8.1 Inrush Current Detector

Inrush current detector ICD detects second harmonic inrush current during transformer
energisation and blocks the following protections:
- OC1 to OC4
- EF1 to EF4
- SEF1 to SEF4
- NOC1 and NOC2
- BCD
Blocking can be enabled or disabled by setting the scheme switches [OC-2F], [EF-2F],
[SEF-2F], [NOC-2F] and [BCD-2F].
The ICD detects the ratio ICD-2f between the second harmonic current I2f and fundamental
current I1f in each phase current, and operates if its ratio is larger than the setting value. Figure
2.1.47 shows the characteristic of the ICD element and Figure 2.1.48 shows the ICD block
scheme. When ICD operates, OC, EF, SEF, NOC and BCD elements are blocked independently.
The scheme logic of each element is shown in the previous sections.

I2f

|I 2f |/|I1f|ICD-2f(%) &
ICD2f(%) = tanθ×100 ICD

|I 1f |ICDOC
θ

0 ICDOC I 1f

Figure 2.1.47 ICD Element Characteristic

150
A
151 1 ICD
ICD
B
152
C

Figure 2.1.48 ICD Block Scheme

 59 
 6 F 2 S 0 8 9 7

Setting

The setting elements necessary for the ICD and their setting ranges are as follows:
Element Range Step Default Remarks
ICD-2f 10 – 50% 1% 15% Second harmonic detection
ICDOC 0.5 – 25.0 A 0.1 A 0.5 A ICD threshold setting
(0.10 - 5.00 A)(*) (0.01 A) (0.10 A)
(*) Current values shown in the parentheses are in the case of a 1 A rating. Other current values
are in the case of a 5 A rating.

2.1.8.2 Cold Load Protection

GRD140 provides cold load protection to prevent incorrect operation from a magnetising inrush
current during transformer energisation.
In normal operation, the load current on the distribution line is smaller than the sum of the rated
loads connected to the line. But it amounts to several times the maximum load current for a
moment when all of the loads are energised at once after a long interruption, and decreases to 1.5
times normal peak load after three or four seconds.
To protect those lines with an overcurrent element, it is necessary to use settings to discriminate
the inrush current in cold load restoration and the fault current.
This function modifies the overcurrent protection settings for a period after closing on to the type
of load that takes a high level of load on energisation. This is achieved by a ‘Cold Load Setting’, in
which the user can program an alternative setting. Normally the user will choose higher current
settings within this setting.
A state transition diagram and its scheme logic are shown in Figure 2.1.49 and Figure 2.1.50 for
the cold load protection. Note that the scheme requires the use of two binary inputs assigned by
PLC function, one each for CB OPEN and CB CLOSED.
Under normal conditions, where the circuit breaker has been closed for some time, the scheme is in
STATE 0, and the normal default setting is applied to the overcurrent protection.
If the circuit breaker opens then the scheme moves to STATE 1 and runs the Cold Load Enable
timer TCLE. If the breaker closes again while the timer is running, then STATE 0 is re-entered.
Alternatively, if TCLE expires then the load is considered cold and the scheme moves to STATE
2, and stays there until the breaker closes, upon which it goes to STATE 3.
In STATE 2 and STATE 3, the ‘Cold Load Setting’ is applied.
In STATE 3 the Cold Load Reset timer TCLR runs. If the circuit breaker re-opens while the timer
is running then the scheme returns to STATE 2. Alternatively, if TCLR expires then it goes to
STATE 0, the load is considered warm and normal settings can again be applied.
Accelerated reset of the cold load protection is also possible. In STATE 3, the phase currents are
monitored by overcurrent element ICLDO and if all phase currents drop below the ICLDO
threshold for longer than the cold load drop off time (TCLDO) then the scheme automatically
reverts to STATE 0. The accelerated reset function can be enabled with the scheme switch
[CLDOEN] setting.
Cold load protection can be disabled by setting [CLEN] to “Off”.
To test the cold load protection function, the switch [CLPTST] is provided to set the STATE 0 or
STATE 3 condition forcibly.

 60 
 6 F 2 S 0 8 9 7

STATE 0
CB status: Closed
Settings Group: Normal

Monitor CB status

CB opens CB closes
within
T CLE time

STATE 1
CB status: Open
Settings Group: Normal

Run T CLE timer

Monitor CB status
IL<ICLDO for
T CLR timer T CLDO time
T CLE timer expires
expires

STATE 3
STATE 2 CB closes CB status: Closed
CB status: Open Settings Group: Cold Load
Settings Group: Cold Load
Run T CLR timer
Monitor CB status CB opens within Monitor CB status
CLR time Monitor load current IL

Figure 2.1.49 State Transition Diagram for Cold Load Protection

376
STATE 0 Change to
&
STATE 1
TCLE
377
STATE 1 t 0 Change to
& 1 STATE 2
0.0 - 10000.0s

& Change to
1 STATE 0
378
STATE 2 & Change to
STATE 3
379
STATE 3
&
TCLR
[CLEN] t 0
&
+ 1 [CLPTST] "S0"
"OFF" 0.0 - 10000.0s
Default setting +
389 "S3"
BI2 COMMAND 1633 CB_N/O_CONT CB_CLOSE
1
CONSTANT 1 1634 CB_N/C_CONT 1 390
1 CB_OPEN
TCLDO
176
A t 0
1 1 &
ICLDO B 177
0.00 - 100.00s
178
C

[CLDOEN]
+
"ON"

Figure 2.1.50 Scheme Logic for Cold Load Protection

 61 
 6 F 2 S 0 8 9 7

Setting
The setting elements necessary for the cold load protection and their setting ranges are as follows:
Element Range Step Default Remarks
ICLDO 0.5 – 10.0 A 0.1 A 2.5 A Cold load drop-off threshold setting
(0.10 - 2.00 A)(*) (0.01 A) (0.50 A)
TCLE 0-10000 s 1s 100 s Cold load enable timer
TCLR 0-10000 s 1s 100 s Cold load reset timer
TCLDO 0.00-100.00 s 0.01 s 0.00 s Cold load drop-off timer
[CLEN] Off / On Off Cold load protection enable
[CLDOEN] Off / On Off Cold load drop-off enable
(*) Current values shown in the parentheses are in the case of a 1 A rating. Other current values
are in the case of a 5 A rating.

Further, relay element settings (OC1 to OC4, EF1 to EF4, SEF1 to SEF4, NOC1, NOC2 and
BCD) are required for the cold load protection (CLP) as follows:
Element Range Step Default Remarks
CLP- OC1 0.1 – 25.0 A 0.1 A 10.0 A OC1 threshold setting in CLP mode
(0.02 – 5.00 A)(*) (0.01 A) (2.00 A)
OC2 0.1 – 25.0 A 0.1 A 25.0 A OC2 threshold setting in CLP mode
(0.02 – 5.00 A)(*) (0.01 A) (5.00 A)
OC3 0.1 – 250.0 A 0.1 A 100.0 A OC3 threshold setting in CLP mode
(0.02 – 50.00 A)(*) (0.01 A) (20.00 A)
OC4 0.1 – 250.0 A 0.1 A 200.0 A OC4 threshold setting in CLP mode
(0.02 – 50.00 A)(*) (0.01 A) (40.00 A)
EF1 0.1 – 25.0 A 0.1 A 10.0 A EF1 threshold setting in CLP mode
(0.02 – 5.00 A) (0.01 A) (2.00 A)
EF2 0.1 – 25.0 A 0.1 A 25.0 A EF2 threshold setting in CLP mode
(0.02 – 5.00 A) (0.01 A) (5.00 A)
EF3 0.1 – 250.0 A 0.1 A 100.0 A EF3 threshold setting in CLP mode
(0.02 – 50.00 A)(*) (0.01 A) (20.00 A)
EF4 0.1 – 250.0 A 0.1 A 200.0 A EF4 threshold setting in CLP mode
(0.02 – 50.00 A)(*) (0.01 A) (40.00 A)
SE1 0.01 – 1.00 A 0.01 A 0.10 A SEF1 threshold setting in CLP mode
(0.002 – 0.200 A)(*) (0.001 A) (0.020 A)
SE2 0.01 – 1.00 A 0.01 A 0.10 A SEF2 threshold setting in CLP mode
(0.002 – 0.200 A)(*) (0.001 A) (0.020 A)
SE3 0.01 – 1.00 A 0.01 A 0.10 A SEF3 threshold setting in CLP mode
(0.002 – 0.200 A)(*) (0.001 A) (0.020 A)
SE4 0.01 – 1.00 A 0.01 A 0.10 A SEF4 threshold setting in CLP mode
(0.002 – 0.200 A)(*) (0.001 A) (0.020 A)
NC1 0.5 – 10.0 A 0.1 A 4.0 A NOC1 threshold setting in CLP mode
(0.10 – 2.00 A)(*) (0.01 A) (0.80 A)
NC2 0.5 – 10.0 A 0.1 A 2.0 A NOC2 threshold setting in CLP mode
(0.10 – 2.00 A)(*) (0.01 A) (0.40 A)
BCD 0.10 – 1.00 0.01 0.40 BCD threshold setting in CLP mode

 62 
 6 F 2 S 0 8 9 7

2.1.9 CT Requirements

2.1.9.1 Phase Fault and Earth Fault Protection

Protection class current transformers are normally specified in the form shown below. The CT
transforms primary current within the specified accuracy limit, for primary current up to the
overcurrent factor, when connected to a secondary circuit of the given burden.

5 P 20 : 10VA

Accuracy Overcurrent Maximum Burden

Limit (%) Factor (at rated current)

Accuracy limit : Typically 5 or 10%. In applications where current grading is to be applied and
small grading steps are desirable, then a 5% CT can assist in achieving the necessary accuracy. In
less onerous applications, a limit of 10% may be acceptable.
Overcurrent factor : The multiple of the CT rating up to which the accuracy limit is claimed,
typically 10 or 20 times. A value of 20 should be specified where maximum fault current is high
and accurate inverse time grading is required. In applications where fault current is relatively low,
or where inverse time grading is not used, then an overcurrent factor of 10 may be adequate.
Maximum burden : The total burden calculated at rated secondary current of all equipment
connected to the CT secondary, including relay input burden, lead burden, and taking the CT’s
own secondary resistance into account. GRD140 has an extremely low AC current burden,
typically less than 0.1VA for a 1A phase input, allowing relatively low burden CTs to be applied.
Relay burden does not vary with settings.
If a burden lower than the maximum specified is connected, then the practical overcurrent factor
may be scaled accordingly. For the example given above, at a rated current of 1A, the maximum
value of CT secondary resistance plus secondary circuit resistance (RCT + R2) should be 10. If
a lower value of, say, (RCT + R2) = 5 is applied, then the practical overcurrent factor may be
increased by a factor of two, that is, to 40A.
In summary, the example given of a 5P20 CT of suitable rated burden will meet most applications
of high fault current and tight grading margins. Many less severe applications may be served by
5P10 or 10P10 transformers.

2.1.9.2 Minimum Knee Point Voltage

An alternative method of specifying a CT is to calculate the minimum knee point voltage,
according to the secondary current which will flow during fault conditions:
Vk ≥ If (RCT + R2)
where:
Vk = knee point voltage
If = maximum secondary fault current
RCT = resistance of CT secondary winding
R2 = secondary circuit resistance, including lead resistance.
When using this method, it should be noted that it is often not necessary to transform the
maximum fault current accurately. The knee point should be chosen with consideration of the
settings to be applied and the likely effect of any saturation on protection performance. Further,

 63 
 6 F 2 S 0 8 9 7

care should be taken when determining R2, as this is dependent on the method used to connect the
CTs (E.g. residual connection, core balanced CT connection, etc).

2.1.9.3 Sensitive Earth Fault Protection

A core balance CT should be applied, with a minimum knee point calculated as described above.

2.1.9.4 Restricted Earth Fault Protection

High accuracy CTs should be selected with a knee point voltage Vk chosen according to the
equation:
Vk ≥ 2× Vs
where Vs is the differential stability voltage setting for the scheme.

 64 
 6 F 2 S 0 8 9 7

2.2 Overvoltage and Undervoltage Protection

2.2.1 Phase Overvoltage Protection

GRD140 provides four independent phase overvoltage elements with programmable

dropoff/pickup(DO/PU) ratio. OV1 and OV2 are programmable for inverse time (IDMT) or
definite time (DT) operation. OV3 and OV4 have definite time characteristic only.
Figure 2.2.1 shows the characteristic of overvoltage elements.

Pickup

Dropoff

0 V

Figure 2.2.1 Characteristic of Overvoltage Elements

The overvoltage protection element OV1 and OV2 have the IDMT characteristic defined by
equation (1) following the form described in IEC 60255-127:
  
 k   c (1)
t (G )  TMS     
 
a
 V  1 
  Vs  
where:
t = operating time for constant voltage V (seconds),
V = energising voltage (V),
Vs = overvoltage setting (V),
TMS = time multiplier setting.
k, a, c = constants defining curve.

The IDMT characteristic is illustrated in Figure 2.2.2. In addition to the IDMT curve in Figure
2.2.2, a user configurable curve is available by the scheme switches [OV1EN] and [OV2EN]. If
required, set the scheme switch [OVEN] to “C” and set the curve defining constants k, a, c. These
curves are defined in Table 2.2.1.

Table 2.2.1 Specification of Inverse Time Curves

Curve Description k a c
“IDMT” 1 1 0
“C” (User Configurable) 0.000 – 30.000 0.00 – 5.00 0.000 – 5.000
by 0.001 step by 0.01 step by 0.001 step

The OV3 and OV4 elements are used for definite time overvoltage protection.

 65 
 6 F 2 S 0 8 9 7

Definite time reset

The definite time resetting characteristic is applied to the OV1 and OV2 elements when the
inverse time delay is used.
If definite time resetting is selected, and the delay period is set to instantaneous, then no
intentional delay is added. As soon as the energising voltage falls below the reset threshold, the
element returns to its reset condition.
If the delay period is set to some value in seconds, then an intentional delay is added to the reset
period. If the energising voltage exceeds the setting for a transient period without causing tripping,
then resetting is delayed for a user-definable period. When the energising voltage falls below the
reset threshold, the integral state (the point towards operation that it has travelled) of the timing
function (IDMT) is held for that period.
This does not apply following a trip operation, in which case resetting is always instantaneous.
Both OV1 and OV2 have a programmable drop off/pickup(DO/PU) ratio.

Overvoltage Inverse Time

Curves
1000.000

100.000
Operating Time (secs)

10.000
TMS = 10

TMS = 5

TMS = 2

1.000
TMS = 1

0.100
1 1.5 2 2.5 3

Applied Voltage (x Vs)

Figure 2.2.2 IDMT Characteristic

Scheme Logic
Figures 2.2.3 to 2.2.6 show the scheme logic of the overvoltage protection OV1 to OV4.
The OV1 protection provides selective definite time or inverse time characteristic as shown in
Figure 2.2.3. The definite time protection is enabled by setting [OV1EN] to “DT”, and trip signal
OV1 TRIP is given through the delayed pick-up timer TOV1. The inverse time protection is
enabled by setting [OV1EN] to “IDMT”, and trip signal OV1 TRIP is given.
The OV2 protection also provides selective definite time or inverse time characteristic as shown in
Figure 2.2.4. The scheme logic of OV2 is the same as that of the OV1.

 66 
 6 F 2 S 0 8 9 7

Figure 2.2.5 and Figure 2.2.6 show the scheme logic of the definite time overvoltage protection
OV3 and OV4. The OV3 and OV4 give trip and alarm signals OV3_TRIP and OV4_ALARM
through the delayed pick-up timers TOV3 and TOV4 respectively.
The OV1 to OV4 protection can be disabled by the scheme switches [OV1EN] to [OV4EN] or the
PLC signals OV1_BLOCK to OV4_BLOCK respectively.
191 TOV1
A & & t 0 332
OV1-A_TRIP
OV1 B 192 1

C 193 & & t 0 333

OV1-B_TRIP
1
194 & & t 0 334
A OV1-C_TRIP
195 1
OV1 B 0.00 - 300.00s
INST
196
C
& 331
1 OV1_TRIP
[OV1EN] "DT"
1
+ &
"IDMT"
1584 OV1_BLOCK 1 &

Figure 2.2.3 OV1 Overvoltage Protection

197 TOV2
A & & t 0 336
OV2-A_TRIP
OV2 B 198 1

C 199 & & t 0 337

OV2-B_TRIP
1
512 & & t 0 338
A OV2-C_TRIP
513 1
OV2 B 0.00 - 300.00s
INST
514
C
& 335
1 OV2_TRIP
[OV2EN] "DT"
1
+ &
"IDMT"
1585 OV2_BLOCK 1 &

Figure 2.2.4 OV2 Overvoltage Protection

515 TOV3
A & & t 0 432
OV3-A_TRIP
OV3 B 515

C 515 & & t 0 433

OV3-B_TRIP

[OV3EN]
& & t 0 434
+ OV3-C_TRIP
0.00 - 300.00s 431
1586 OV3_BLOCK 1 1 OV3_TRIP

Figure 2.2.5 OV3 Overvoltage Protection

 67 
 6 F 2 S 0 8 9 7

518 TOV4
A & & t 0 436
519
OV4-A_ALARM
OV4 B

C 520 & & t 0 437

OV4-B_ALARM

[OV4EN]
& & t 0 438
+ OV4-C_ALARM
0.00 - 300.00s 435
1587 OV4_BLOCK 1 1 OV4_ALARM

Figure 2.2.6 OV4 Overvoltage Protection

Setting
The table shows the setting elements necessary for the overvoltage protection and their setting
ranges.
Element Range Step Default Remarks
OV1 10.0 – 200.0 V 0.1 V 120.0 V OV1 threshold setting
TOV1M 0.05 – 100.00 0.01 1.00 OV1 time multiplier setting. Required if [OV1EN] = IDMT.
TOV1 0.00 – 300.00 s 0.01 s 1.00 s OV1 definite time setting. Required if [OV1EN] = DT.
TOV1R 0.0 – 300.0 s 0.1 s 0.0 s OV1 definite time delayed reset.
OV1DPR 10 – 98 % 1% 95 % OV1 DO/PU ratio setting.
OV2 10.0 – 200.0 V 0.1 V 140.0 V OV2 threshold setting
TOV2M 0.05 – 100.00 0.01 1.00 OV2 time multiplier setting. Required if [OV2EN] = IDMT.
TOV2 0.00 – 300.00 s 0.01 s 1.00 s OV2 definite time setting. Required if [OV2EN] = DT.
TOV2R 0.0 – 300.0 s 0.1 s 0.0 s OV2 definite time delayed reset.
OV2DPR 10 – 98 % 1% 95 % OV2 DO/PU ratio setting.
OV3 10.0 – 200.0 V 0.1 V 140.0 V OV3 threshold setting.
TOV3 0.00 – 300.00 s 0.01 s 1.00 s OV3 definite time setting.
OV3DPR 10 - 98 % 1% 95 % OV3 DO/PU ratio setting.
OV4 10.0 – 200.0 V 0.1 V 140.0 V OV4 threshold setting.
TOV4 0.00 – 300.00 s 0.01 s 1.00 s OV4 definite time setting.
OV4DPR 10 - 98 % 1% 95 % OV4 DO/PU ratio setting.
[OV1EN] Off/DT/IDMT/C Off OV1 Enable
[OV2EN] Off/DT/IDMT/C Off OV2 Enable
[OV3EN] Off / On Off OV3 Enable
[OV4EN] Off / On Off OV4 Enable

 68 
 6 F 2 S 0 8 9 7

2.2.2 Phase Undervoltage Protection

GRD140 provides four independent phase undervoltage elements. UV1 and UV2 are
programmable for inverse time (IDMT) or definite time (DT) operation. UV3 and UV4 have
definite time characteristic only.
Figure 2.2.7 shows the characteristic of the undervoltage elements.

0 V

Figure 2.2.7 Characteristic of Undervoltage Elements

The undervoltage protection element UV1 has an IDMT characteristic defined by equation (2)
following the form described in IEC 60255-127:
  
   c
t (G )  TMS   
k
a   (2)
  
 1  V
Vs  

where:
t = operating time for constant voltage V (seconds),
V = energising voltage (V),
Vs = undervoltage setting (V),
TMS = time multiplier setting.
k, a, c = constants defining curve.

The IDMT characteristic is illustrated in Figure 2.2.8. In addition to the IDMT curve in Figure
2.2.8, a user configurable curve is available by the scheme switches [UV1EN] and [UV2EN]. If
required, set the scheme switch [UVEN] to “C” and set the curve defining constants k, a, c. These
curves are defined in Table 2.2.1.
The UV3 and UV4 elements are used for definite time overvoltage protection.

Definite time reset

The definite time resetting characteristic is applied to the UV1 and UV2 elements when the
inverse time delay is used.
If definite time resetting is selected, and the delay period is set to instantaneous, then no
intentional delay is added. As soon as the energising voltage rises above the reset threshold, the
element returns to its reset condition.
If the delay period is set to some value in seconds, then an intentional delay is added to the reset
period. If the energising voltage is below the undervoltage setting for a transient period without
causing tripping, then resetting is delayed for a user-definable period. When the energising
voltage rises above the reset threshold, the integral state (the point towards operation that it has
travelled) of the timing function (IDMT) is held for that period.
This does not apply following a trip operation, in which case resetting is always instantaneous.

 69 
 6 F 2 S 0 8 9 7

Undervoltage Inverse Time

Curves
1000.000

100.000

Operating Time (secs)

TMS = 10

10.000

TMS = 5

TMS = 2

TMS = 1

1.000
0 0.2 0.4 0.6 0.8 1
Applied Voltage (x Vs)

Figure 2.2.8 IDMT Characteristic

Scheme Logic
Figures 2.2.9 to 2.2.12 show the scheme logic of the undervoltage protection UV1 to UV4.
The UV1 protection provides a selective definite time or inverse time characteristic as shown in
Figure 2.2.8. The definite time protection is enabled by setting [UV1EN] to “DT”, and trip signal
UV1_TRIP is given through the delayed pick-up timer TUV1. The inverse time protection is
enabled by setting [UV1EN] to “IDMT”, and trip signal UV1_TRIP is given.
The UV2 protection also provides a selective definite time or inverse time characteristic as shown
in Figure 2.2.10. The scheme logic of UV2 is the same as that of the UV1.
Figure 2.2.11 and Figure 2.2.12 show the scheme logic of the definite time undervoltage
protection UV3 and UV4. The UV3 and UV4 give trip and alarm signals UV3_TRIP and
UV4_ALARM through the delayed pick-up timers TUV3 and TUV4 respectively.
The UV1 to UV4 protection can be disabled by the scheme switches [UV1EN] to [UV4EN] or the
PLC signals UV1_BLOCK to UV4_BLOCK respectively.

In addition, there is a user programmable voltage threshold VBLK. If all measured phase voltages
drop below this setting, then both UV1 to UV4 are prevented from operating. This function can be
blocked by the scheme switch [VBLKEN]. The [VBLKEN] should be set to “OFF” (not used)
when the UV elements are used as fault detectors, and set to “ON” (used) when used for load
shedding.
Note: The VBLK must be set lower than any other UV setting values.
Further, these protection can be blocked when VT failure (VTF) is detected.

 70 
 6 F 2 S 0 8 9 7

201 TUV1
A & & t 0 342
UV1-A_TRIP
UV1 202 1
B
C
203 & & t 0 343
UV1-B_TRIP
1
204
A & & t 0 344
UV1-C_TRIP
UV1 B 205 1
INST 0.00 - 300.00s
206
C
UVBLK 341
566 217
1 UV1_TRI
A & P
567 1 NON
UVBLK B & UVBLK
568 &
C
[VBLKEN]
+ &
"ON"
[UVTST]
+ "DT"
"OFF" [UV1EN]
1
+
"IDMT"
NON VTF
1 &
[VTF UV1-BLK]
+
"OFF"
1588 UV1_BLOCK 1

Figure 2.2.9 UV1 Undervoltage Protection

207 TUV2
A & & t 0 346
UV2-A_TRIP
UV2 208 1
B
C
209 & & t 0 347
UV2-B_TRIP
1
522
A & & t 0 348
UV2-C_TRIP
UV2 B 523 NON 1
INST UVBLK 0.00 - 300.00s
524
C "DT"
[UV2EN] 345
1 1 UV2_TRI
+ & P
"IDMT"
NON VTF &
1 &
[VTF UV2-BLK]
+ &
"OFF"
1589 UV2_BLOCK 1

Figure 2.2.10 UV2 Undervoltage Protection

525 TUV3
A & & t 0 440
526 UV3-A_TRIP
UV3 B
527 t 0 441
C & & UV3-B_TRIP

[UV3EN]
+ & & t 0 442
UV3-C_TRIP
"ON"
NON BLK 0.00 - 300.00s
439
NON VTF 1 UV3_TRIP
1
[VTF_UV3-BLK] &
+
"OFF"
1590 UV3_BLOCK 1

Figure 2.2.11 UV3 Undervoltage Protection

 71 
 6 F 2 S 0 8 9 7

528 TUV4
A & & t 0 444
529 UV4-A_ALARM
UV4 B
530 t 0 445
C & & UV4-B_ALARM

[UV4EN]
+ & & t 0 446
UV4-C_ALARM
"ON"
NON BLK 0.00 - 300.00s
443
NON VTF 1 UV4_ALARM
1
[VTF_UV4-BLK] &
+
"OFF"
1591 UV4_BLOCK 1

Figure 2.2.12 UV4 Undervoltage Protection

Setting
The table shows the setting elements necessary for the undervoltage protection and their setting
ranges.
Element Range Step Default Remarks
UV1 5.0 – 130.0 V 0.1 V 60.0 V UV1 threshold setting
TUV1M 0.05– 100.00 0.01 1.00 UVI time multiplier setting. Required if [UV1EN] = IDMT.
TUV1 0.00 – 300.00 s 0.01 s 1.00 s UV1 definite time setting. Required if [UV1EN] = DT.
TUV1R 0.0 – 300.0 s 0.1 s 0.0 s UV1 definite time delayed reset.
UV2 5.0 – 130.0 V 0.1 V 40.0 V UV1 threshold setting
TUV2M 0.05– 100.00 0.01 1.00 UVI time multiplier setting. Required if [UV2EN] = IDMT.
TUV2 0.00 – 300.00 s 0.01 s 1.00 s UV1 definite time setting. Required if [UV2EN] = DT.
TUV2R 0.0 – 300.0 s 0.1 s 0.0 s UV1 definite time delayed reset.
UV3 5.0 – 130.0 V 0.1 V 40.0 V UV3 threshold setting.
TUV3 0.00 – 300.00 s 0.01 s 1.00 s UV3 definite time setting.
UV4 5.0 – 130.0 V 0.1 V 40.0 V UV4 threshold setting.
TUV4 0.00 – 300.00 s 0.01 s 1.00 s UV4 definite time setting.
VBLK 5.0 - 20.0 V 0.1 V 10.0 V Undervoltage block threshold setting.
[UV1EN] Off/ DT/ IDMT/ DT UV1 Enable
C
[VTF UV1BLK] Off / On Off UV1 VTF block
[VBLKEN] Off / On Off UV block Enable
[UV2EN] Off/ DT/ IDMT/ DT UV2 Enable
C
[VTF UV2BLK] Off / On Off UV2 VTF block
[UV3EN] Off / On Off UV3 Enable
[VTF UV3BLK] Off / On Off UV3 VTF block
[UV4EN] Off / On Off UV4 Enable
[VTF UV4BLK] Off / On Off UV4 VTF block

 72 
 6 F 2 S 0 8 9 7

2.2.3 Zero Phase Sequence Overvoltage Protection

The zero phase sequence overvoltage protection (ZOV) is applied to earth fault detection on
unearthed, resistance-earthed system or on ac generators.
The ZOV is available for the following models and their [APPLVES] settings:
Model 110 400, 420
[APPLVES] setting － Off Ve Vs
ZOV (1) (2) (1) (2)
Note: (1); V0 is measured directly in the form of the system residual voltage.
(2); V0 is calculated from the three measured phase voltages.
The low voltage settings which may be applied make the ZOV element susceptible to any 3rd
harmonic component which may be superimposed on the input signal. Therefore, a 3rd harmonic
filter is provided to suppress such superimposed components.

For the earth fault detection, following two methods are in general use.
 Measuring the zero sequence voltage produced by VT residual connection (broken-delta
connection) as shown in Figure 2.2.13.
 Measuring the residual voltage across the earthing transformers as shown in Figure 2.2.14.
A B C

GRD140
V0

Figure 2.2.13 Earth Fault Detection on Unearthed System

A B

GRD140
V0

Resistor

Figure 2.2.14 Earth Fault Detection on Generator

Two independent elements ZOV1 and ZOV2 are provided. These elements are programmable for
definite time delayed or inverse time delayed (IDMT) operation.

 73 
 6 F 2 S 0 8 9 7

The inverse time characteristic is defined by equation (3) following the form described in IEC
60255-127:
  
 k   c (3)
t (G )  TMS     
 
a
 V  1 
  Vs  
where:
t = operating time for constant voltage V0 (seconds),
V0 = Zero sequence voltage (V),
Vs = Zero sequence overvoltage setting (V),
TMS = time multiplier setting.
k, a, c = constants defining curve.

The IDMT characteristic is illustrated in Figure 2.2.15. In addition to the IDMT curve in Figure
2.2.15, a user configurable curve is available by the scheme switches [ZOV1EN] and [ZOV2EN].
If required, set the scheme switch [ZOVEN] to “C” and set the curve defining constants k, a, c.
These curves are defined in Table 2.2.1.

ZOV Overvoltage
Inverse Time Curves
1000.000

100.000
Operating Time (secs)

10.000

1.000
T MS = 10

T MS = 5

T MS = 2
0.100
T MS = 1

0.010
0 5 10 15 20

Applied Voltage (x Vs)

Figure 2.2.15 IDMT Characteristic for ZOV

 74 
 6 F 2 S 0 8 9 7

Definite time reset

A definite time reset characteristic is applied when the inverse time delay is used. Its operation is
identical to that for the phase overvoltage protection.

Scheme Logic
Figures 2.2.16 and 2.2.17 show the scheme logic of the zero-phase sequence overvoltage
protection. Two zero-phase sequence overvoltage elements ZOV1 and ZOV2 with independent
thresholds output trip signals ZOV1 TRIP and ZOV2 TRIP through delayed pick-up timers
TZOV1 and TZOV2.
The tripping can be disabled by the scheme switches [ZOV1EN] and [ZOV2EN] or PLC signals
ZOV1 BLOCK and ZOV2 BLOCK.
Further, this protection can be blocked when VT failure (VTF) is detected.
211 TZOV1
ZOV1 t 0
& & 351
ZOV1 212 1 ZOV1 TRIP
INST 0.00 - 300.00s
"DT"
[ZOV1EN] 1
+ &
"IDMT"
1592 ZOV1_BLOCK 1
&
NON VTF
1
[VTF_ZV1-BLK]
+
"OFF"

Figure 2.2.16 ZOV1 Overvoltage Protection

213 TZOV2
ZOV2 t 0
& & 352
ZOV2 223 1 ZOV2_ALARM
INST 0.00 - 300.00s
"DT"
[ZOV2EN] 1
+ &
"IDMT"
1593 ZOV2_BLOCK 1
&
NON VTF
1
[VTF_ZV2-BLK]
+
"OFF"

Figure 2.2.17 ZOV2 Overvoltage Protection

 75 
 6 F 2 S 0 8 9 7

Setting
The table below shows the setting elements necessary for the zero sequence overvoltage
protection and their setting ranges.
Element Range Step Default Remarks
ZOV1 1.0 - 130.0 V 0.1V 20.0 V ZOV1 threshold setting (V0) for tripping.
TZOV1P 0.05 – 100.00 0.01 1.00 ZOV1 time multiplier setting. Required if [ZOV1EN]=IDMT.
TZOV1D 0.00 – 300.00 s 0.01 s 1.00 s ZOV1 definite time setting. Required if [ZOV1EN]=DT.
TZOV1R 0.0 – 300.0 s 0.1 s 0.0 s ZOV1 definite time delayed reset.
ZOV2 1.0 - 130.0 V 0.1V 40.0 V ZOV2 threshold setting (V0) for alarming.
TZOV2P 0.05 – 100.00 0.01 1.00 ZOV2 time multiplier setting. Required if [ZOV2EN]=IDMT.
TZOV2D 0.00 – 300.00 s 0.01 s 1.00 s ZOV2 definite time setting. Required if [ZOV2EN]=DT.
TZOV2R 0.0 – 300.0 s 0.1 s 0.0 s ZOV2 definite time delayed reset.
[ZOV1EN] Off /DT/ IDMT/ DT ZOV1 Enable
C
[VTF ZV1BLK] Off / On Off ZOV1 VTF block
[ZOV2EN] Off / On Off ZOV2 Enable
[VTF ZV2BLK] Off / On Off ZOV2 VTF block

 76 
 6 F 2 S 0 8 9 7

2.2.4 Negative Phase Sequence Overvoltage Protection

The negative phase sequence overvoltage protection is used to detect voltage unbalance
conditions such as reverse-phase rotation, unbalanced voltage supply etc.
The NOV protection is applied to protect three-phase motors from the damage which may be
caused by the voltage unbalance. Unbalanced voltage supply to motors due to a phase loss can
lead to increases in the negative sequence voltage.
The NOV protection is also applied to prevent the starting of the motor in the wrong direction, if
the phase sequence is reversed.
Two independent elements NOV1 and NOV2 are provided. The elements are programmable for
definite time delayed or inverse time delayed (IDMT) operation.
The inverse time characteristic is defined by equation (4) following the form described in IEC
60255-127.
  
 k   c (4)
t (G )  TMS     
 
a
 V  1 
  Vs  
where:
t = operating time for constant voltage V2 (seconds),
V2 = Negative sequence voltage (V),
Vs = Negative sequence overvoltage setting (V),
TMS = time multiplier setting.
k, a, c = constants defining curve.

The IDMT characteristic is illustrated in Figure 2.2.18. In addition to the IDMT curve in Figure
2.2.18, a user configurable curve is available by the scheme switches [NOV1EN] and [NOV2EN].
If required, set the scheme switch [NOVEN] to “C” and set the curve defining constants k, a, c.
These curves are defined in Table 2.2.1.

 77 
 6 F 2 S 0 8 9 7

NOV Overvoltage
Inverse Time Curves
1000.000

100.000

Operating Time (secs)

10.000

1.000
TMS = 10

TMS = 5

TMS = 2
0.100
TMS = 1

0.010
0 5 10 15 20

Applied Voltage (x Vs)

Figure 2.2.18 IDMT Characteristic for NOV

Definite time reset

A definite time reset characteristic is applied to the NOV1 element when the inverse time delay is
used. Its operation is identical to that for the phase overvoltage protection.

Scheme Logic
Figures 2.2.19 and 2.2.20 show the scheme logic of the negative sequence overvoltage protection.
Two negative sequence overvoltage elements NOV1 and NOV2 with independent thresholds
output trip signals NOV1 TRIP and NOV2 TRIP through delayed pick-up timers TNOV1 and
TNOV2.
The tripping can be disabled by the scheme switches [NOV1EN] and [NOV2EN] or PLC signals
NOV1 BLOCK and NOV2 BLOCK.
Further, this protection can be blocked when VT failure (VTF) is detected.

 78 
 6 F 2 S 0 8 9 7

214 TNOV1
NOV1 t 0
& & 353
NOV1 215 1 NOV1 TRIP
INST 0.00 - 300.00s
"DT"
[NOV1EN] 1
+ &
"IDMT"
1596 NOV1_BLOCK 1
&
NON VTF
1
[VTF_NV1-BLK]
+
"OFF"

Figure 2.2.19 NOV1 Overvoltage Protection

216 TNOV2
NOV2 t 0
& & 354
NOV2 224 1 NOV2_ALARM
INST 0.00 - 300.00s
"DT"
[NOV2EN] 1
+ &
"IDMT"
1597 NOV2_BLOCK 1
&
NON VTF
1
[VTF_NV2-BLK]
+
"OFF"

Figure 2.2.20 NOV2 Overvoltage Protection

Setting
The table below shows the setting elements necessary for the negative sequence overvoltage
protection and their setting ranges.
The delay time setting TNOV1 and TNOV2 is added to the inherent delay of the measuring
elements NOV1 and NOV2. The minimum operating time of the NOV elements is around 200ms.
Element Range Step Default Remarks
NOV1 1.0 - 130.0 V 0.1V 20.0 V NOV1 threshold setting for tripping.
TNOV1P 0.05 – 100.00 0.01 1.00 NOV1 time multiplier setting. Required if [NOV1EN]=IDMT.
TNOV1D 0.00 – 300.00 s 0.01 s 1.00 s NOV1 definite time setting. Required if [NOV1EN]=DT.
TNOV1R 0.0 – 300.0 s 0.1 s 0.0 s NOV1 definite time delayed reset.
NOV2 1.0 - 130.0 V 0.1V 40.0 V NOV2 threshold setting for alarming.
TNOV2P 0.05 – 100.00 0.01 1.00 NOV2 time multiplier setting. Required if [NOV2EN]=IDMT.
TNOV2D 0.00 – 300.00 s 0.01 s 1.00 s NOV2 definite time setting. Required if [NOV2EN]=DT.
TNOV2R 0.0 – 300.0 s 0.1 s 0.0 s NOV2 definite time delayed reset.
[NOV1EN] Off /DT/ IDMT/ C Off NOV1 Enable
[NOV2EN] Off / On Off NOV2 Enable

 79 
 6 F 2 S 0 8 9 7

2.3 Frequency Protection

For a four-stage frequency protection, GRD140 incorporates dedicated frequency measuring
elements and scheme logic for each stage. Each stage is programmable for underfrequency,
overfrequency or frequency rate-of-change protection.
Underfrequency protection is provided to maintain the balance between the power generation
capability and the loads. It is also used to maintain the frequency within the normal range by load
shedding.
Overfrequency protection is typically applied to protect synchronous machines from possible damage
due to overfrequency conditions.
Frequency rate of change protection is applied to ensure that load shedding occurs very quickly
when the frequency change is very rapid.
A-phase to B-phase voltage is used to detect frequency.

2.3.1 Frequency element

Underfrequency element UF operates when the power system frequency falls under the setting
value.
Overfrequency element OF operates when the power system frequency rises over the setting
value.
These elements measure the frequency and check for underfrequency or overfrequency every 5
ms. They operate when the underfrequency or overfrequency condition is detected 16 consecutive
times.
The outputs of both the UF and OF elements is invalidated by undervoltage block element
(FRQBLK) operation during an undervoltage condition.
Figure 2.3.1 shows characteristics of UF and OF elements.

Hz
OF

OF setting

UF setting

UF

0 V
FVBLK setting

Figure 2.3.1 Underfrequency and Overfrequency Element

Scheme Logic
Figure 2.3.2 shows the scheme logic for the frequency protection in stage 1. The frequency
element FRQ1 can output a trip command under the condition that the system voltage is higher
than the setting of the undervoltage element FRQBLK (FRQBLK=1). The FRQ1 element is
programmable for underfrequency or overfrequency operation by the scheme switch [FRQ1EN].
The tripping can be disabled by the scheme switches [FRQ1EN] or PLC logic signal FRQ1
BLOCK.
The stage 2 (FRQ2) to stage 4 (FRQ4) are the same logic of FRQ1

 80 
 6 F 2 S 0 8 9 7

TFRQ1
218 t 0 356
OF FRQ1_TRIP
FRQ1 & 1 & &
0.00 - 300.00s
1
UF
&
TFRQ2
219 t 0 357
OF FRQ2_TRIP
FRQ2 & 1 & &
0.00 - 300.00s
1
UF
&
TFRQ3
220 t 0 358
OF FRQ3_TRIP
FRQ3 & 1 & &
0.00 - 300.00s
1
UF
&
TFRQ4
221 t 0 359
OF FRQ4_TRIP
FRQ4 & 1 & &
0.00 - 300.00s
1
UF
&
222
FRQBLK 1
NON FRQBLK
[FRQ1EN] "OF"
"UF" 1
+
[FRQ2EN] "OF"
"UF" 1
+
[FRQ3EN] "OF"
"UF" 1
+
[FRQ4EN] "OF"
"UF" 1
+
1600 FRQ1_BLOCK 1

1601 FRQ2_BLOCK 1

1602 FRQ3_BLOCK 1

1603 FRQ4_BLOCK 1

Figure 2.3.2 Scheme Logic for Frequency Protection

Setting
The setting elements necessary for the frequency protection and their setting ranges are shown in
the table below.
Element Range Step Default Remarks
FRQ1 -10.00 – +10.00 Hz 0.01 Hz -1.00 Hz FRQ1 frequency element setting
TFRQ1 0.00 – 300.00 s 0.01 s 1.00 s Timer setting of FRQ1
FRQ2 -10.00 – +10.00 Hz 0.01 Hz -1.00 Hz FRQ2 frequency element setting
TFRQ2 0.00 – 300.00 s 0.01 s 1.00 s Timer setting of FRQ2
FRQ3 -10.00 – +10.00 Hz 0.01 Hz -1.00 Hz FRQ3 frequency element setting
TFRQ3 0.00 – 300.00 s 0.01 s 1.00 s Timer setting of FRQ3
FRQ4 -10.00 – +10.00 Hz 0.01 Hz -1.00 Hz FRQ4 frequency element setting
TFRQ4 0.00 – 300.00 s 0.01 s 1.00 s Timer setting of FRQ4
FRQBLK 40.0 – 100.0 V 0.1 V 40.0 V UV block setting
FRQ1EN Off / OF / UF Off FRQ1 Enable
FRQ2EN Off / OF / UF Off FRQ2 Enable
FRQ3EN Off / OF / UF Off FRQ3 Enable
FRQ4EN Off / OF / UF Off FRQ4 Enable

 81 
 6 F 2 S 0 8 9 7

2.3.2 Frequency rate-of-change element

The frequency rate-of-change element calculates the gradient of frequency change (df/dt). Each of
the two frequency stages in GRD140 provides two rate-of-change elements, a frequency decay
rate element (D) and a frequency rise rate element (R). These elements measure the change in
frequency (Δf) over a time interval (Δt=100ms), as shown Figure 2.3.3 and calculate the Δf/Δt
every 5 ms. They operate when the frequency change exceeds the setting value 50 consecutive
times.
Both D and R elements output is invalidated by undervoltage block element (FRQBLK) operation
during undervoltage condition.

Hz
Δf

Δt

sec

Figure 2.3.3 Frequency Rate-of-Change Element

Scheme Logic
Figure 2.3.4 shows the scheme logic of frequency rate-of-change protection in stage 1. The
frequency rate-of-change element DFRQ1 can output a trip command under the condition that the
system voltage is higher than the setting of the undervoltage element FRQBLK (FRQBLK=1).
The DFRQ1 element is programmable for frequency decay rate or frequency rise rate operation by
the scheme switch [DFRQ1EN].
The tripping can be disabled by the scheme switches [DFRQ1EN] or PLC logic signal DFRQ1
BLOCK.
The stage 2 (DFRQ2) to stage 4 (DFRQ4) are the same logic of DFRQ1.
Setting
The setting elements necessary for the frequency protection and their setting ranges are shown in
the table below.
Element Range Step Default Remarks
DFRQ1 0.1 – 15.0 Hz/s 0.1 Hz/s 0.5 Hz/s DFRQ1 element setting
DFRQ2 0.1 – 15.0 Hz/s 0.1 Hz/s 0.5 Hz/s DFRQ2 element setting
DFRQ3 0.1 – 15.0 Hz/s 0.1 Hz/s 0.5 Hz/s DFRQ3 element setting
DFRQ4 0.1 – 15.0 Hz/s 0.1 Hz/s 0.5 Hz/s DFRQ4 element setting
FRQBLK 40.0 – 100.0 V 0.1 V 40.0 V UV block setting
DFRQ1EN Off / R / D Off DFRQ1 Enable
DFRQ2EN Off / R / D Off DFRQ2 Enable
DFRQ3EN Off / R / D Off DFRQ3 Enable
DFRQ4EN Off / R / D Off DFRQ4 Enable

 82 
 6 F 2 S 0 8 9 7

225 360
R DFRQ1_TRIP
DFRQ1 & 1 & &
1
D
&
226 361
R DFRQ2_TRIP
DFRQ2 & 1 & &
1
D
&

227 362
R DFRQ3_TRIP
& 1 & &
DFRQ3
1
D
&
228 363
R DFRQ4_TRIP
DFRQ4 & 1 & &
1
D
&
222
FRQBLK 1
NON FRQBLK

[DFRQ1EN] "R"
"D" 1
+
[DFRQ2EN] "R"
"D" 1
+
[DFRQ3EN] "R"
"D" 1
+
[DFRQ4EN] "R"
"D" 1
+
1576 DFRQ1_BLOCK 1

1577 DFRQ2_BLOCK 1

1578 DFRQ3_BLOCK 1

1579 DFRQ4_BLOCK 1

Figure 2.3.4 Scheme Logic of Frequency Rate-of-change Protection

2.3.3 Trip Circuit

The trip circuit of the frequency protection is configured with the combination of FRQ trip and
DFRQ trip. The trip circuit is configured by the PLC function as shown in Figure 2.3.5.

FRQ1 TRIP 1680 FRQ_S1_TRIP

1
DFRQ1 TRIP 1 355
FRQ_TRIP
FRQ2 TRIP 1 1681 FRQ_S2_TRIP
DFRQ2 TRIP
FRQ3 TRIP 1682 FRQ_S3_TRIP
1
DFRQ3 TRIP
FRQ4 TRIP 1683 FRQ_S4_TRIP
1
DFRQ4 TRIP
By PLC

2.3.5 Frequency Protection Trip circuit

 83 
 6 F 2 S 0 8 9 7

2.4 Trip and Alarm Signal Output

GRD140 provides various trip and alarm signal outputs such as three-phase and single-phase trip
and alarm for each protection. Figures 2.4.1 shows gathered trip and alarm signals for each
protection.
GRD140 provides 8 auxiliary relays for binary outputs as described in Section 3.2.7. These
auxiliary relays can be assigned to any protection outputs by PLC function.
After the trip signal disappears by clearing the fault, the reset time of the tripping output relay can
be programmed by PLC function. The setting is respective for each output relay.
When the relay is latched, it can be reset with the RESET key on the relay front panel or a binary
input by PLC signal. This resetting resets all the output relays collectively.
For the tripping output relay, a check must be made to ensure that the tripping circuit is open by
monitoring the` status of a circuit breaker auxiliary contact prior to the tripping output relay
resetting, in order to prevent the tripping output relay from directly interrupting the circuit breaker
tripping coil current.
OC1 TRIP
OC2 TRIP
OC3 TRIP 1 371
1 GEN_TRIP
EF1 TRIP
EF2 TRIP
EF3 TRIP

SEF1-S1 TRIP
SEF2 TRIP 1
SEF3 TRIP
NOC1 TRIP

UC1 TRIP
1
THM TRIP
BCD TRIP

OV1 TRIP
OV2 TRIP
OV3 TRIP 1
UV1 TRIP
UV2 TRIP
UV3 TRIP
ZOV1 TRIP
NOV1 TRIP

2.4.1 Tripping and Alarm Outputs

 84 
 6 F 2 S 0 8 9 7

OC1-A TRIP
1
OC2-A TRIP 1 372
1 GEN_TRIP-A
OC3-A TRIP
UC1-A TRIP

OV1-A TRIP
OV2-A TRIP
OV3-A TRIP 1
UV1-A TRIP
UV2-A TRIP
UV3-A TRIP

OC1-B TRIP
1
OC2-B TRIP 1 373
1 GEN_TRIP-B
OC3-B TRIP
UC1-B TRIP

OV1-B TRIP
OV2-B TRIP
OV3-B TRIP 1
UV1-B TRIP
UV2-B TRIP
UV3-B TRIP

OC1-C TRIP
1
OC2-C TRIP 1 374
OC3-C TRIP 1 GEN_TRIP-C
UC1-C TRIP

OV1-C TRIP
OV2-C TRIP
OV3-C TRIP 1
UV1-C TRIP
UV2-C TRIP
UV3-C TRIP

EF1 TRIP
1
EF2 TRIP 1 375
1 GEN. TRIP-N
EF3 TRIP

SEF1-S1_TRIP
1
SEF2_TRIP
SEF3_TRIP
ZOV1_TRIP

2.4.1 Tripping and Alarm Outputs (cont'd)

 85 
 6 F 2 S 0 8 9 7

FRQ1 TRIP 1680 FRQ_S1_TRIP

1
DFRQ1 TRIP 1 355
FRQ_TRIP
FRQ2 TRIP 1 1681 FRQ_S2_TRIP
DFRQ2 TRIP
FRQ3 TRIP 1682 FRQ_S3_TRIP
1
DFRQ3 TRIP
FRQ4 TRIP 1683 FRQ_S4_TRIP
1
DFRQ4 TRIP
By PLC

OC4 ALARM
1
EF4 ALARM 380
1 GEN_ALARM

SEF4 ALARM
1
NOC2 ALARM

UC2 ALARM
1
THM ALARM

OV4 ALARM
UV2 ALARM 1
ZOV2 ALARM
NOV2 ALARM

OC4-A ALARM 381

1 GEN_ALARM-A
UC2-A ALARM 1

OV4-A ALARM
1
UV4-A ALARM

OC4-B ALARM 382

1 GEN_ALARM-B
UC2-B ALARM 1

OV4-B ALARM
1
UV4-B ALARM

OC4-C ALARM
1 383
GEN_ALARM-C
UC2-C ALARM 1

OV4-C ALARM
1
UV4-C ALARM

EF4 ALARM 384

1 GEN_ALARM-N
SEF4 ALARM
ZOV2 ALARM

2.4.1 Tripping and Alarm Outputs (cont’d)

 86 
 6 F 2 S 0 8 9 7

2.5 Autoreclose
The GRD140 provides a multi-shot (five shots) autoreclosing scheme applied for one-circuit
breaker:
 Three phase autoreclosing scheme for all shots
 Integrated synchronism check function for autoreclosing
 Autoreclosing counter
The autoreclosing (ARC) can be initialized by OC1 to OC4, EF1 to EF4, SEF1-S1 to SEF4 trip
signals or external trip signals via PLC signals EXT_, as determined by scheme switches
[-INIT]. Trip signals are selected to be used or not used for ARC, by setting [-INIT] to
“On” or “NA” respectively. If a trip signal is used to block ARC, then [-INIT] is set to
“BLK”. ARC can also be blocked by the PLC signal ARC_BLOCK.
Three-phase autoreclosing is provided for all shots, regardless of whether the fault is single-phase
or multi-phase. Autoreclosing can be programmed to provide any number of shots, from one to
five. In each case, if the first shot fails, then all subsequent shots apply three-phase tripping and
reclosing.
To disable autoreclosing, scheme switch [ARCEN] is set to "Off".
The GRD140 also provides a manual close function. The manual close can be performed by
setting the PLC signal MANUAL_CLOSE.

2.5.1 Scheme Logic

Figure 2.5.1 shows the simplified scheme logic for the autoreclose. Autoreclose becomes ready
when the circuit breaker is closed and ready for autoreclose (CB READY=1), the on-delay timer
TRDY is picked up, and the [ARCEN] is set to "ON". TRDY is used to determine the reclaim time.
If the autoreclose is ready, then reclosing can be activated by the PLC signal ARC_INIT,
EXT_TRIP-A, EXT_TRIP-B, EXT_TRIP-C or EXT_TRIP, etc.
Auto-reclose condition such as voltage and synchronism check VCHK, etc., can be offered by
PLC signals ARC-S_COND.
Once autoreclose is activated, it is maintained by a flip-flop circuit until one reclosing cycle is
completed.
Autoreclose success (ARC SUCCESS) or fail (ARC FAIL) can be displayed as an event record
message by the event record setting.

Multi-shot autoreclose
Regardless of the tripping mode, three-phase reclose is performed. If the [ARCEN] is set to "On",
the dead time counter TD1 for three-phase reclosing is started. After the dead time has elapsed,
reclosing command ARC-SHOT is initiated.
Multi-shot autoreclose can be executed up to four times after the first-shot autoreclose fails. The
multi-shot mode, one to five shots, is set with the scheme switch [ARC-NUM].
During multi-shot reclosing, the dead time counter TD2 for the second shot is activated if the first
shot autoreclose is performed, but tripping occurs again. Second shot autoreclose is performed
after the period of time set on TD2 has elapsed. At this time, outputs of the step counter are: SP1 =
1, SP2 = 0, SP3 = 0, SP4 = 0 and SP5 = 0.
Autoreclose is completed at this step if the two shots mode is selected for the multi-shot mode. In
this case, tripping following a "reclose-onto-a-fault" becomes the final trip (ARC FT = 1).

 87 
 6 F 2 S 0 8 9 7

If three shot mode is selected for the multi-shot mode, autoreclose is further retried after the above
tripping occurs. At this time, the TD3 is started. The third shot autoreclose is performed after the
period of time set on the TD3 has elapsed. At this time, outputs of the step counter are: SP1 = 0,
SP2 = 1, SP3 = 0, SP4 = 0 and SP5 = 0.
The three shot mode of autoreclose is then completed, and tripping following a
"reclose-onto-a-fault" becomes the final trip (ARC FT = 1).
When four or five shot autoreclose is selected, autoreclose is further retried once again for tripping
that occurs after "reclose-onto-a-fault". This functions in the same manner as the three shot
autoreclose.
If a fault occurs under the following conditions, the final trip is performed and autoreclose is
blocked.
 Reclosing block signal is applied.
 During the reclaim time
 Auto-reclose condition by PLC signals ARC-S_COND is not completed.

In the OC, EF and SE protections, each tripping is selected by setting [OC-TP], [EF-TP]
or [SE-TP] to any one of “Inst”(instantaneous trip), “Set”(delayed trip by T and [M]
setting) or “Off”(blocked). (See Section 2.3.)

PLC default setting TRDY 401 ARC IN-PROG TD1

t 0 402 t 0 404
BI3 COMMAND 1605 ARC_READY &
S S
& F/F & F/F &
[ARCEN]
0.0-600.0s R ARC-S1 R 0.01-300.00s STEP COUNTER
+ ARC-SHOT1 SP0 SHOT NUM1
"ON" ARC-S1
VCHK 1648 ARC-S1_COND Coordination CLK SP1 SHOT NUM2
ARC INIT (Trip command) TP1 TR1 1 ARC-S2
1
t 0 SP2 SHOT NUM3
EXT TRIP ARC-FT ARC-S3
0.01-310.00s SP3 SHOT NUM4
Autoreclose initiation ARC-S4
TD2
405 SP4 SHOT NUM5
S t 0 ARC-S5
& F/F & SP5 SHOT NUM6
ARC-S2 R 0.01-300.00s
ARC-SHOT2
ARC-SHOT1
VCHK 1649 ARC-S2_COND
TR2 ARC-SHOT2 403
TW
t 0 ARC-SHOT3 1
ARC-FT ARC-SHOT
0.01-310.00s 1
ARC-SHOT4 0.01-10.00s
TD3
t 0 406 ARC-SHOT5
S
& F/F &
ARC-S3 R 0.01-300.00s
ARC-SHOT3
VCHK 1650 ARC-S3_COND
TR3
t 0
ARC-FT
0.01-310.00s
TD4
S t 0 407
& F/F &
ARC-S4 0.01-300.00s
1 R
ARC-SHOT1
ARC-SUCCESS
VCHK 1651 ARC-S4_COND
ARC FAIL TR4
t 0
ARC-FT ARC-FT
0.01-310.00s
Reset TRSET TD5
t 0 t 0 408
S
CB CLOSE & 1 & F/F &
See Fig. 2.1.50. 0.01-300.00s ARC-S5 0.01-300.00s
R
TARCP ARC-SHOT5
t 0 &
VCHK 1652 ARC-S5_COND
0.1-600.0s TR5
t 0
ARC-FT
TRCOV
0.01-310.00s
0 t
1
&
0.1-600.0s

1607 MANUAL_CLOSE

Figure 2.5.1 Autoreclose Scheme Logic

 88 
 6 F 2 S 0 8 9 7

Autoreclose initiation
PLC signal input ARC-READY(CB& 63condition: default setting) is alive and Reclaim time
TRDY has elapsed and Scheme switch [ARCEN] is set to "On," then autoreclose initiation is
ready. The reclaim time is selected by setting [TRDY] to “0.0-600.0s”.
Autoreclose initiation can consist of the following trips. Whether autoreclose initiation is active or
not is selected by setting [-INIT].
- OC1 to OC4 trip
- EF1 to EF4 trip
- SEF1 to SEF4 trip
Setting [-INIT] = NA / On / Block
NA: Autoreclose initiation is not active.
On : Autoreclose initiation is active.
Block: Autoreclose is blocked.
EXT_TRIP-(External autoreclose initiation) or ARC_INIT is autoreclose initiation by PLC
signal input. Whether autoreclose initiation is active or not is selected by setting [EXT-INIT].
Setting [EXT-INIT] = NA / On / Block
PLC default setting TRDY 401
t 0
BI3 COMMAND 1605 ARC_READY ARC initiation
& &
0.0-600.0s
[ARCEN]
+
"ON"

1628 EXT_TRIP-A TP1

1 & 1 1 &
1 1 cycle
1629 EXT_TRIP-B
1 & 1
1630 EXT_TRIP-C
1 & 1

1631 EXT_TRIP
-INIT = “ON”
1606 ARC_INIT

1608 ARC_NO_ACT RS-ARCBLK

400
ARC_BLK_OR
&
1
&

ON &
[EXT-INIT]
BLK
+
-INIT = “BLK”
BI4 COMMAND 1604 ARC_BLOCK

Figure 2.5.2 Autoreclose Initiation

Autoreclose shot output (ARC-SHOT)

The maximum number of autoreclosing shots is selected by setting [ARC-NUM].
Setting [ARC-NUM] = S1/S2/S3/S4/S5
The command output condition is passage of TD time and PLC signals ARC-S_COND. The
default setting of PLC signals ARC-S_COND is assigned to VCHK.
The passage of TD time(Dead timer) is selected on each shot number by setting [TD] to
“0.01-300.00s.”
The command output pulse(One shot) time is selected by setting [TW] to “0.01-10.00s.”

 89 
 6 F 2 S 0 8 9 7

TD1
ARC-SHOT1
& S t 0
&
F/F ARC-SHOT2 1
ARC- R 0.01-300.00s TW
S1 ARC-SHOT3
PLC default setting
1 ARC-SHOT
ARC-SHOT1 VCHK 1648 ARC-S1_COND ARC-SHOT4
TD2 0.01-10.00s
& ARC-SHOT5
S t 0
&
F/F
S2 R 0.01-300.00s

ARC-SHOT2 VCHK 1649 ARC-S2_COND

TD3
& S t 0
&
F/F
S3 R 0.01-300.00s

ARC-SHOT3 VCHK 1650 ARC-S3_COND

TD4
& S t 0
&
F/F
S4 R 0.01-300.00s

ARC-SHOT4 VCHK 1651 ARC-S4_COND

TD5
& S 0
&
F/F
S5 R 0.01-300.00s

VCHK 1652 ARC-S5_COND

ARC-SHOT5

Figure 2.5.3 Autoreclosing requirement

Autoreclose success judgement (ARC-SUCCESS)

If a re-trip is not executed within a period of time after the output of the autoreclosing shot, it is
judged that the autoreclose was successful - Autoreclose success(ARC-SUCCESS).
The period of time is selected by setting [TSUC] to “0.1-600.0s”.

Final trip judgement (ARC-FT)

The following cases are judged ARC-FT(Final Trip) and autoreclose is reset without autoreclose
output.
 Autoreclose initiation when autoreclose initiation is not ready
 Autoreclose initiation after the final shot output of the setting for the multi-shot mode
 Autoreclose block signal
- Autoreclose block signal by PLC input
- OC1 to OC4, EF1 to EF4, SEF1 to SEF 4 trip and external trip of setting autoreclose block
are active.
Setting [-INIT] = NA / On / Block
NA: Autoreclose initiation is not active.
On : Autoreclose initiation is active.
Block: Autoreclose is blocked.
 PLC signal ARC-S_COND is not completed. FT is performed after Timer [TR*].

Reset
If CB CLOSE(CB close condition) signal is alive and the CB is closed within a period of time after
autoreclose initiation, autoreclose is forcibly reset.
The period of time is selected by setting [TRSET] to “0.01-300.00s”.
It is assumed that the CB is not open(=CBF), in spite of the trip output(=autoreclose initiation).

 90 
 6 F 2 S 0 8 9 7

RS-ARCBLK & 1 ARC_RESET

TRSET
CB CLOSE t 0
&
0.01-300.00s
ARC_IN-PROG

Figure 2.5.4 Reset

Manual close function (MANUAL CLOSE)

MANUAL CLOSE is able to close the CB via a PLC signal input.
Autoreclose initiation is not active within a period of time after the manual close command output.
The period of time is selected by setting [TARCP] to “0.1-600.0s”.
In the case of a final trip judgement, the manual close command output is blocked within a period
of time. The period of time is selected by setting [TRCOV] to “0.1-600.0s”.
ARC-FT
TARCP
t 0
0.1-600.0s

TRCOV
0 t 1 & ARC_SHOT
0.1-600.0s
1579 MANUAL_CLOSE

Figure 2.5.5 Manual input function

2.5.2 Voltage and synchronism check

There are four voltage modes, as shown below when all three phases of the circuit breaker are
open. The voltage and synchronism check is applicable to voltage modes 1 to 3 and controls the
energising process of the lines and busbars in the three-phase autoreclose mode.
Voltage Mode 1 2 3 4
Busbar voltage (VB) live live dead dead

Line voltage (VL) live dead live dead

The synchronism check is performed for voltage mode 1 while the voltage check is performed for
voltage modes 2 and 3.
The mode 4 is used for manual closing.

 91 
 6 F 2 S 0 8 9 7

[VCHK]
+
"OFF"
"LD"

"DL"

"DD"

" S"
TLBDL
OVB 534
t 0 VCHK_LBDL
&
414
&
412
1 VCHK
0.01 - 10.00S
536 TDBLL
UVB t 0 VCHK_DBLL &
415
&
533 0.01 - 10.00S
OVL
TDBDL
t 0 416 VCHK_DBDL &
&
535 0.01 - 10.00S
UVL
TSYN
532 t 0 413 VCHK_SYN
SYN
0.01 – 10.00S

Figure 2.5.6 Energising Control Scheme

Figure 2.5.6 shows the energising control scheme. The voltage and synchronism check output
signal VCHK is generated when the following conditions have been established;
 Synchronism check element SYN operates and on-delay timer TSYN is picked up.
 Busbar overvoltage detector OVB and line undervoltage detector UVL operate, and
on-delay timer TLBDL is picked up. (This detects live bus and dead line condition.)
 Busbar undervoltage detector UVB and line overvoltage detector OVL operate, and
on-delay timer TDBLL is picked up. (This detects dead bus and live line condition.)
Using the scheme switch [VCHK], the energising direction can be selected.
Setting of [VCHK] Energising control
LD Reclosed under "live bus and dead line" condition or with synchronism check
DL Reclosed under "dead bus and live line" condition or with synchronism check
DD Reclosed under "dead bus and dead line" condition
SY Reclosed with synchronism check only.
OFF Reclosed without voltage and synchronism check.

When [VCHK] is set to "LD", the line is energised in the direction from the busbar to line under
"live bus and dead line" condition. When [VCHK] is set to "DL", the line is energised in the
direction from the line to busbar under "dead bus and live line" condition. When [VCHK] is set to
"DD", the line is under "dead bus and dead line" condition.
When a synchronism check output exists, autoreclose is executed regardless of the scheme switch
position.
When [VCHK] is set to "S", a three-phase autoreclose is performed with the synchronism check
only.
When [VCHK] is set to "OFF", three-phase autoreclose is performed without voltage and
synchronism check.

 92 
 6 F 2 S 0 8 9 7

The voltage and synchronism check requires a single-phase voltage from the busbar and the line.
Additionally, it is not necessary to fix the phase of the reference voltage.
To match the busbar voltage and line voltage for the voltage and synchronism check option
mentioned above, the GRD140 has the following three switches and VT ratio settings as shown in
Figure 2.5.7.
[VTPHSEL]: This switch is used to match the voltage phases. If the A-phase voltage or
A-phase to B-phase voltage is used as a reference voltage, "A" is selected.
[VT-RATE]: This switch is used to match the magnitude and phase angle. "PH-G" is
selected when the reference voltage is a single-phase voltage while "PH-PH" is
selected when it is a phase-to-phase voltage.
[3PH-VT]: "Bus"; - The three phase voltages (Va, Vb, Vc) are Busbar voltage (VB).
- The reference voltage (Ves) is Line voltage(VL).
"Line"; - The three phase voltages (Va, Vb, Vc) are Line voltage (VL).
- The reference voltage (Ves) is Busbar voltage(VB).

Three phase Va
voltages Vb
Voltage check
Vc &
Reference Synchronism check
Ves
voltage
[VTPHSEL]
+ "A"
+
"B"
+
"C"
[VT - RATE]
+
"PH-PH"
+
"PH-G"
[3PH - VT]
+
"Bus"
+
"Line"

Figure 2.5.7 Matching of Busbar Voltage and Line Voltage

Characteristics of OVL, UVL, OVB, UVB, and SYN

The voltage check and synchronism check elements are used for autoreclose.
The output of the voltage check element is used to check whether the line voltage (VL) and busbar
voltage (VB) are dead or live. The voltage check element has undervoltage detectors UVL and
UVB, and overvoltage detectors OVL and OVB for the line voltage and busbar voltage check. The
under voltage detector checks that the line or busbar is dead while the overvoltage detector checks
that it is live. These detectors function in the same manner as other level detectors described later.
Figure 2.5.8 shows the voltage and synchronism check zone.

 93 
 6 F 2 S 0 8 9 7

VLLine voltage
(Incoming voltage)

Dead bus and Live bus and

live line live line
A B
OVL
A, C, D: Voltage check
B: Synchronism check

Dead bus and Live bus and

dead line dead line
UVL
C D
VB Busbar voltage
0V UVB OVB (Runningvoltage)

Figure 2.5.8 Voltage and Synchronism Check Zone

The synchronism check element SYN is composed of the following check functions:
- SYN(SYN): checks the phase angle difference between the line voltage (incoming
voltage) and the busbar voltage (running voltage)
- SYNUV/OV: check the line voltage and the busbar voltage
- SYNV(SYNDV): checks the voltage difference between the line voltage (incoming
voltage) and the busbar voltage (running voltage)
- SYNf(SYNDf): checks the frequency difference between the line voltage (incoming
voltage) and the busbar voltage (running voltage)
The SYN is configured by these detectors as shown in Figure 2.5.9. The SYNf can be disabled by
the scheme switch [DfEN].

SYNΔθ
&
SYNUV/OV
& SYN
OUTPUT

SYNΔV
[DfEN]
+ "Off"
SYNΔf
"On"

Figure 2.5.9 Block diagram of SYN1

Figure 2.5.10 shows the characteristics of the synchronism check element used for the autoreclose
if the line and busbar are live.
The synchronism check element operates if both the voltage difference and phase angle difference
are within their setting values.

 94 
 6 F 2 S 0 8 9 7

S = SYN setting

VL

s VB


V

SYNOV

SYNUV

Figure 2.5.10 Synchronism Check

For the element SYN, the voltage difference is checked by the following equations.
SYNOV  VB  SYNUV
SYNOV  VL  SYNUV
V = |VL  VB|  Vs
where,
Vs = Voltage difference setting
VB = busbar voltage
VL = line voltage
SYNOV = lower voltage setting
SYNUV = upper voltage setting
V = Voltage difference
The frequency difference is checked by the following equations.
f = |fVL1  fVB|  fs
where,
fVB = frequency of VB
fVL = frequency of VL
f = frequency difference
fs= frequency difference setting
The phase difference is checked by the following equations.
VB  VL cos   0
VB  VL sin (SYNS)  VB  VL sin
where,
 = phase difference between VB and VL
SYNs = phase difference setting

Note: The relay can directly detect a slip cycle (frequency difference f) if f is not used.
When the phase difference setting SYNs and the synchronism check time setting
TSYN are given a detected maximum slip cycle is determined using the following
equation:
SYNs
f=
180°×TSYN

 95 
 6 F 2 S 0 8 9 7

where,
f = slip cycle
SYNs = phase difference setting (degree)
TSYN = setting of synchronism check timer TSYN (second)

2.5.3 Sequence Coordination

When two or more relays protect the same feeder their sequences (trip shot number) must be
coordinated. Considering the diagram as shown in Figure 2.5.11, relays A and B protect the same
feeder and both are programmed for 2 instantaneous and 2 IDMT trips. Both relays A and B ‘see’
the permanent fault at Fault F, and relays operate with instantaneous protection for 1st trip (at
SHOT NUM1) and 2nd trip (at SHOT NUM2).
3rd trip (at SHOT NUM3) is delayed, and the relays have different IDMT settings, so that relay B
only operates. Relay A does not trip and autoreclose, and judges the autoreclose succeeded. It
reclaims and returns to the beginning of its autoreclose cycle (= SHOT NUM1). Next, though the
relay B will attempt the delayed 4th trip (at SHOT NUM4), then mal-instantaneous trip will be
done by the relay A. In this case, the sequence co-ordination function is applied and the trip shot
number is coordinated as shown in Figure 2.5.12. The trip shot number is coordinated by the
operation of OC, EF or SEF element. The sensitivity (OC, EF or SEF) and the scheme switch
([COORD-OC], [COORD-EF] or [COORD-SE]) are set (See Section 2.5.4).
A B Fault F

A:GRD140 B:GRD140

Figure 2.5.11 Relay Location

Co-ordination disabled:
1st trip 2nd trip No trip & judged ARC succeed
(Inst) (Inst)
1st trip (Inst): mal-operate
Relay A

1st trip 2nd trip 3rd trip No trip

(Inst) (Inst) (IDMT)

Relay B

Co-ordination enabled:
1st trip 2nd trip No trip No trip
(Inst) (Inst)

Relay A

1st trip 2nd trip 3rd trip 4th trip

(Inst) (Inst) (IDMT) (IDMT)

Relay B

Figure 2.5.12 Sequence Coordination Function

 96 
 6 F 2 S 0 8 9 7

2.5.4 Setting

The setting elements necessary for the autoreclose and their setting ranges are shown in the table
below.
Element Range Step Default Remarks
ARC
TRDY 0.0 – 600.0 s 0.1 s 60.0 s Reclaim time
TD1 0.01 – 300.00 s 0.01 s 10.00 s 1st shot dead time
TR1 0.01 – 310.00 s 0.01 s 310.00 s 1st shot reset time
TD2 0.01 – 300.00 s 0.01 s 10.00 s 2nd shot dead time
TR2 0.01 – 310.00 s 0.01 s 310.00 s 2nd shot reset time
TD3 0.01 – 300.00 s 0.01 s 10.00 s 3rd shot dead time
TR3 0.01 – 310.00 s 0.01 s 310.00 s 3rd shot reset time
TD4 0.01 – 300.00 s 0.01 s 10.00 s 4th shot dead time
TR4 0.01 – 310.00 s 0.01 s 310.00 s 4th shot reset time
TD5 0.01 – 300.00 s 0.01 s 10.00 s 5th shot dead time
TR5 0.01 – 310.00 s 0.01 s 310.00 s 5th shot reset time
TW 0.01 – 10.00 s 0.01 s 2.00 s Output pulse time
TSUC 0.1 – 600.0 s 0.1 s 3.0 s Autoreclose succeed judgement time
TRCOV 0.1 – 600.0 s 0.1 s 10.0 s Autoreclose recovery time after final trip
TARCP 0.1 – 600.0 s 0.1 s 10.0 s Autoreclose pause time after manually closing
TRSET 0.01 – 300.00 s 0.01 s 3.00 s Autoreclose reset time
OVB 10 - 150 V 1V 51 V Live bus check
UVB 10 - 150 V 1V 13 V Dead bus check
OVL 10 - 150 V 1V 51 V Live line check
UVL 10 - 150 V 1V 13 V Dead line check
SYNUV 10 - 150 V 1V 83 V UV element of synchronism check
SYNOV 10 - 150 V 1V 51 V OV element of synchronism check
SYNDV 0 - 150 V 1V 150 V Voltage difference for SYN
SYN  5 - 75° 1° 30° Synchronism check (phase angle difference)
SYNDf 0.01 – 2.00 Hz 0.01 Hz 1.00 Hz Frequency difference check for SYN
TSYN 0.01 - 10.00 s 0.01 s 1.00 s Synchronism check time (Live-bus & Live-line)
TLBDL 0.01 - 10.00 s 0.01 s 0.05 s Voltage check time (Live-bus & Dead-line)
TDBLL 0.01 - 10.00 s 0.01 s 0.05 s Voltage check time (dead-bus & Live-line)
TDBDL 0.01 - 10.00 s 0.01 s 0.05 s Voltage check time (Dead-bus & Dead-line)
[ARCEN] Off/On On Autoreclose enable
[ARC-NUM] S1/S2/S3/S4/S5 S1 Autoreclosing shot number
[VCHK] Off/LD/DL/DD/S Off Autoreclosing voltage check
[DfEN] Off/On Off Frequency difference checking enable
[VTPHSEL] A/B/C A VT phase selection
[VT-RATE] PH-G / PH-PH PH-G VT rating
[3PH-VT] Bus / Line Line 3-phase VT location
[OC1-INIT] NA/A1/A2/BLK NA Autoreclose initiation by OC1
[OC1-TP1] OFF/INST/SET SET OC1 trip mode of 1st trip
[OC1-TP2] OFF/INST/SET SET OC1 trip mode of 2nd trip
[OC1-TP3] OFF/INST/SET SET OC1 trip mode of 3rd trip
[OC1-TP4] OFF/INST/SET SET OC1 trip mode of 4th trip
[OC1-TP5] OFF/INST/SET SET OC1 trip mode of 5th trip
[OC1-TP6] OFF/INST/SET SET OC1 trip mode of 6th trip
[OC2-INIT] NA/A1/A2/BLK NA Autoreclose initiation by OC2
[OC2-TP1] OFF/INST/SET SET OC2 trip mode of 1st trip

 97 
 6 F 2 S 0 8 9 7

Element Range Step Default Remarks

[OC2-TP2] OFF/INST/SET SET OC2 trip mode of 2nd trip
[OC2-TP3] OFF/INST/SET SET OC2 trip mode of 3rd trip
[OC2-TP4] OFF/INST/SET SET OC2 trip mode of 4th trip
[OC2-TP5] OFF/INST/SET SET OC2 trip mode of 5th trip
[OC2-TP6] OFF/INST/SET SET OC2 trip mode of 6th trip
[OC3-INIT] NA/A1/A2/BLK NA Autoreclose initiation by OC3
[OC3-TP1] OFF/INST/SET SET OC3 trip mode of 1st trip
[OC3-TP2] OFF/INST/SET SET OC3 trip mode of 2nd trip
[OC3-TP3] OFF/INST/SET SET OC3 trip mode of 3rd trip
[OC3-TP4] OFF/INST/SET SET OC3 trip mode of 4th trip
[OC3-TP5] OFF/INST/SET SET OC3 trip mode of 5th trip
[OC3-TP6] OFF/INST/SET SET OC3 trip mode of 6th trip
[OC4-INIT] NA/A1/A2/BLK NA Autoreclose initiation by OC4
[OC4-TP1] OFF/INST/SET SET OC4 trip mode of 1st trip
[OC4-TP2] OFF/INST/SET SET OC4 trip mode of 2nd trip
[OC4-TP3] OFF/INST/SET SET OC4 trip mode of 3rd trip
[OC4-TP4] OFF/INST/SET SET OC4 trip mode of 4th trip
[OC4-TP5] OFF/INST/SET SET OC4 trip mode of 5th trip
[OC4-TP6] OFF/INST/SET SET OC4 trip mode of 6th trip
[EF1-INIT] NA/A1/A2/BLK NA Autoreclose initiation by EF1
[EF1-TP1] OFF/INST/SET SET EF1 trip mode of 1st trip
[EF1-TP2] OFF/INST/SET SET EF1 trip mode of 2nd trip
[EF1-TP3] OFF/INST/SET SET EF1 trip mode of 3rd trip
[EF1-TP4] OFF/INST/SET SET EF1 trip mode of 4th trip
[EF1-TP5] OFF/INST/SET SET EF1 trip mode of 5th trip
[EF1-TP6] OFF/INST/SET SET EF1 trip mode of 6th trip
[EF2-INIT] NA/A1/A2/BLK NA Autoreclose initiation by EF2
[EF2-TP1] OFF/INST/SET SET EF2 trip mode of 1st trip
[EF2-TP2] OFF/INST/SET SET EF2 trip mode of 2nd trip
[EF2-TP3] OFF/INST/SET SET EF2 trip mode of 3rd trip
[EF2-TP4] OFF/INST/SET SET EF2 trip mode of 4th trip
[EF2-TP5] OFF/INST/SET SET EF2 trip mode of 5th trip
[EF2-TP6] OFF/INST/SET SET EF2 trip mode of 6th trip
[EF3-INIT] NA/A1/A2/BLK NA Autoreclose initiation by EF3
[EF3-TP1] OFF/INST/SET SET EF3 trip mode of 1st trip
[EF3-TP2] OFF/INST/SET SET EF3 trip mode of 2nd trip
[EF3-TP3] OFF/INST/SET SET EF3 trip mode of 3rd trip
[EF3-TP4] OFF/INST/SET SET EF3 trip mode of 4th trip
[EF3-TP5] OFF/INST/SET SET EF3 trip mode of 5th trip
[EF3-TP6] OFF/INST/SET SET EF3 trip mode of 6th trip
[EF4-INIT] NA/A1/A2/BLK NA Autoreclose initiation by EF4
[EF4-TP1] OFF/INST/SET SET EF4 trip mode of 1st trip
[EF4-TP2] OFF/INST/SET SET EF4 trip mode of 2nd trip
[EF4-TP3] OFF/INST/SET SET EF4 trip mode of 3rd trip
[EF4-TP4] OFF/INST/SET SET EF4 trip mode of 4th trip
[EF4-TP5] OFF/INST/SET SET EF4 trip mode of 5th trip
[EF4-TP6] OFF/INST/SET SET EF4 trip mode of 6th trip
[SE1-INIT] NA/A1/A2/BLK NA Autoreclose initiation by SE1
[SE1-TP1] OFF/INST/SET SET SE1 trip mode of 1st trip
[SE1-TP2] OFF/INST/SET SET SE1 trip mode of 2nd trip
[SE1-TP3] OFF/INST/SET SET SE1 trip mode of 3rd trip

 98 
 6 F 2 S 0 8 9 7

Element Range Step Default Remarks

[SE1-TP4] OFF/INST/SET SET SE1 trip mode of 4th trip
[SE1-TP5] OFF/INST/SET SET SE1 trip mode of 5th trip
[SE1-TP6] OFF/INST/SET SET SE1 trip mode of 6th trip
[SE2-INIT] NA/A1/A2/BLK NA Autoreclose initiation by SE2
[SE2-TP1] OFF/INST/SET SET SE2 trip mode of 1st trip
[SE2-TP2] OFF/INST/SET SET SE2 trip mode of 2nd trip
[SE2-TP3] OFF/INST/SET SET SE2 trip mode of 3rd trip
[SE2-TP4] OFF/INST/SET SET SE2 trip mode of 4th trip
[SE2-TP5] OFF/INST/SET SET SE2 trip mode of 5th trip
[SE2-TP6] OFF/INST/SET SET SE2 trip mode of 6th trip
[SE3-INIT] NA/A1/A2/BLK NA Autoreclose initiation by SE3
[SE3-TP1] OFF/INST/SET SET SE3 trip mode of 1st trip
[SE3-TP2] OFF/INST/SET SET SE3 trip mode of 2nd trip
[SE3-TP3] OFF/INST/SET SET SE3 trip mode of 3rd trip
[SE3-TP4] OFF/INST/SET SET SE3 trip mode of 4th trip
[SE3-TP5] OFF/INST/SET SET SE3 trip mode of 5th trip
[SE3-TP6] OFF/INST/SET SET SE3 trip mode of 6th trip
[SE4-INIT] NA/A1/A2/BLK NA Autoreclose initiation by SE4
[SE4-TP1] OFF/INST/SET SET SE4 trip mode of 1st trip
[SE4-TP2] OFF/INST/SET SET SE4 trip mode of 2nd trip
[SE4-TP3] OFF/INST/SET SET SE4 trip mode of 3rd trip
[SE4-TP4] OFF/INST/SET SET SE4 trip mode of 4th trip
[SE4-TP5] OFF/INST/SET SET SE4 trip mode of 5th trip
[SE4-TP6] OFF/INST/SET SET SE4 trip mode of 6th trip
[EXT-INIT] NA/A1/A2/BLK NA Autoreclose initiation by external trip command
[COORD-OC] Off/On Off OC-CO relay for Co-ordination
[COORD-EF] Off/On Off EF-CO relay for Co-ordination
[COORD-SE] Off/On Off SEF-CO relay for Co-ordination
OC-CO 0.1  250.0 A 0.1 A 5.0 A OC-CO for co-ordination
(0.02  50.00 A) (*) (0.01 A) (1.00 A)
EF-CO 0.1  250.0 A 0.1 A 1.5 A EF-CO for co-ordination
(0.02  50.00 A) (0.01 A) (0.30 A)
SEF-CO 0.01  1.00 A 0.01 A 0.050 A SEF-CO for co-ordination
(0.002  0.200 A) (0.01 A) (0.010 A)
(*) Current values shown in the parenthesis are in the case of a 1 A rating. Other current values are in
the case of a 5 A rating.
To determine the dead time, it is essential to find an optimal value while taking factors,
de-ionization time and power system stability, into consideration which normally contradict each
other.
Normally, a longer de-ionization time is required as for a higher line voltage or larger fault current.
For three-phase autoreclose, the dead time is generally 15 to 30 cycles.

 99 
 6 F 2 S 0 8 9 7

3. Technical Description
3.1 Hardware Description
3.1.1 Outline of Hardware Modules

The case outline of GRD140 is shown in Appendix F.

The hardware structure of GRD140 is shown in Figure 3.1.1.
The GRD140 relay unit consists of the following hardware modules. These modules are fixed in a
frame and cannot be taken off individually. The human machine interface module is provided with
the front panel.
 Power module (POWD)
 Signal processing module (SPMD)
 Human machine interface module (HMI)
The hardware block diagram of GRD140 is shown in Figure 3.1.2.

SPMD

POWD

HMI
IN SERVI CE
TR IP VIEW
ALARM

RESET

A B 0V CAN
CEL ENTER
Handle for relay END
withdrawal

Figure 3.1.1 Hardware Structure without Case

 100 
 6 F 2 S 0 8 9 7

ETH
POWD SPMD2
DC Ethernet LAN I/F
DC/DC  1 or 2 Remote PC
supply
Converter

Binary Photo-coupler RS485 or

input  5 or 8 Optical fibre Remote PC
port  1

AC input A/D Binary output

CT  4 Analogue Multi- Auxiliary relay
I, V MPU (Trip
(Max) filter plexer converter 8 command etc.)
VT x 4
(Max)

IRIG-B port External

RAM ROM clock

Human machine
Interface (HMI)

Liquid crystal display

16 characters  2 lines

LEDs Operation keys

Local
personal RS232C Monitoring
computer I/F jacks

(a) Models 110D, 400D and 420D

ETH
POWD SPMD3
DC Ethernet LAN I/F
DC/DC 1 Remote PC
supply
Converter

Binary Photo-coupler RS485 or

input 8 Remote PC
Optical fibre
port  1

AC input Binary output

CT  4 Analogue Multi- A/D Auxiliary relay
MPU (Trip
filter plexer converter  11
(Max) command etc.)
VT x 4
(Max)
IRIG-B port External
RAM ROM clock

Human machine
Interface (HMI)

Liquid crystal display

16 characters  2 lines

LEDs Operation keys

Local
personal RS232C Monitoring
computer I/F jacks

(b) Models 401D and 421D

Figure 3.1.2 Hardware Block Diagram

 101 
 6 F 2 S 0 8 9 7

POWD Module
The POWD module insulates between the internal and external circuits through an auxiliary
transformer and transforms the magnitude of AC input signals to suit the electronic circuits. The
AC input signals may be one to three phase currents and a residual current depending on the relay
model.
This module incorporates max. 4 auxiliary CTs and max. 4 VTs, DC/DC converter and 5 or 8
photo-coupler circuits for binary input signals.
The available input voltage ratings of the DC/DC converter are, 48V, 110V/125V or 220/250V.
The normal range of input voltage is 20% to 20%.

SPMD Module (SPMD2 or SPMD3)

The SPMD module consists of analogue filter, multiplexer, analogue to digital (A/D) converter,
main processing unit (MPU), random access memory (RAM) and read only memory (ROM) and
executes all kinds of processing such as protection, measurement, recording and display.
The analogue filter performs low-pass filtering for the corresponding current signals.
The A/D converter has a resolution of 12 bits and samples input signals at sampling frequencies of
2400 Hz (at 50 Hz) and 2880 Hz (at 60 Hz).
RS485, fibre optic and/or Ethernet LAN serial ports are provided for communication to a remote
PC, and IRIG-B port also can be provided for external clock. Ethernet LAN ports are mounted on
ETH sub-module.
Auxiliary relays for binary output signals are provided.
The SPMD2 module is used for models 110D, 400D and 420D, and incorporates 8 auxiliary relays
(BO1-BO7 and FAIL) for binary output signals. Auxiliary relays BO1 to BO6 are user
configurable output signals and have one normally open and one normally closed contact. BO7 is
also a user-configurable output signal and has one normally open contact. (Refer to Appendix G.)
The auxiliary relay FAIL has one normally open and one normally closed contacts, and operates
when a relay failure or abnormality in the DC circuit is detected.
The SPMD3 module is used for models 401D and 421D, and incorporates 7 auxiliary relays
(BO1-BO6 and FAIL) and 4 high-speed auxiliary relays (HBO1- HBO4) for binary output signals.
BO1 to BO6 and HBO1 to HBO4 are user configurable output signals and have one normally open
contact. (Refer to Appendix G.) The auxiliary relay FAIL has one normally open and one
normally closed contacts, and operates when a relay failure or abnormality in the DC circuit is
detected.

Human Machine Interface (HMI) Module

The operator can access the GRD140 via the human machine interface (HMI) module. As shown
in Figure 3.1.3, the HMI panel has a liquid crystal display (LCD), light emitting diodes (LED),
view and reset keys, operation keys, monitoring jacks and an RS232C connector on the front
panel.
The LCD consists of 16 columns by 2 rows with a back-light and displays recording, status and
setting data.
There are a total of 9 LED indicators and their signal labels and LED colors are defined as follows:

 102 
 6 F 2 S 0 8 9 7

Label Color Remarks

IN SERVICE Green Lit when the relay is in service and flickered when the relay is in “Test” menu.
TRIP Red Lit when a trip command is issued.
ALARM Red Lit when a failure is detected.
(LED1) Yellow
(LED2) Yellow
(LED3) Yellow
(LED4) Yellow
(LED5) Yellow
(LED6) Yellow

LED1 to LED6 are user-configurable. Each is driven via a logic gate which can be programmed
for OR gate or AND gate operation. Further, each LED has a programmable reset characteristic,
settable for instantaneous drop-off, or for latching operation. A configurable LED can be
programmed to indicate the OR combination of a maximum of 4 elements, the individual statuses
of which can be viewed on the LCD screen as “Virtual LEDs.” For the setting, see Section
4.2.6.10. For the operation, see Section 4.2.1.
The TRIP LED and an operated LED if latching operation is selected, must be reset by user, either
by pressing the RESET key, by energising a binary input which has been programmed for
‘Remote Reset’ operation, or by a communications command. Other LEDs operate as long as a
signal is present. The RESET key is ineffective for these LEDs. Further, the TRIP LED is
controlled with the scheme switch [AOLED] whether it is lit or not by an output of alarm element
such as OC4 ALARM, EF4 ALARM, etc..
The VIEW key starts the LCD indication and switches between windows. The RESET key
clears the LCD indication and turns off the LCD back-light.
The operation keys are used to display the record, status and setting data on the LCD, input the
settings or change the settings.
The monitoring jacks and two pairs of LEDs, A and B, on top of the jacks can be used while the
test mode is selected in the LCD window. Signals can be displayed on LED A or LED B by
selecting the signal to be observed from the "Signal List" and setting it in the window and the
signals can be transmitted to an oscilloscope via the monitoring jacks. (For the "Signal List", see
Appendix C.)
The RS232C connector is a 9-way D-type connector for serial RS232C connection. This
connector is used for connection with a local personal computer.

 103 
 6 F 2 S 0 8 9 7

Screw for cover

Liquid crystal
display
IN SERVICE
TRIP VIEW
ALARM
Light emitting
diodes (LED)
RESET

Operation keys

Light emitting
diodes (LED)
A B 0V CAN
Monitoring Jacks CEL ENTER

RS232C connector END

To a local PC
Screw for handle Screw for cover

Figure 3.1.3 Front Panel

 104 
 6 F 2 S 0 8 9 7

3.2 Input and Output Signals

3.2.1 AC Input Signals

Table 3.2.1 shows the AC input signals necessary for the GRD140 model and their respective
input terminal numbers. Model 40 and 42 depend on their scheme switch [APPL] setting.

Table 3.2.1 AC Input Signals

Term. No. [APPLCT] setting VT setting

3P 2P 1P (Model 110) [APPLVT]=On [APPLVES] [APPLVES] Model 110

setting =Ve setting =Vs setting
TB1 A phase A phase --- --- --- ---
1-2 current Ia current Ia
TB1 B phase C phase --- --- --- --- ---
3-4 current Ib current Ic
TB1 C phase Residual Residual current --- --- --- ---
5-6 current Ic current Ie Ie
TB1 Residual Zero sequence Zero sequence
7-8 current Ie current Ise(*1) current Ise(*1)
or --- --- --- ---
Zero sequence
current Ise(*1)

TB2 --- --- --- A phase voltage --- ---

A1-B2 Va
TB2 --- --- --- B phase voltage --- ---
B1-B2 Vb
TB2 --- --- --- C phase voltage --- ---
A2-B2 Vc

Reference
TB2 --- --- --- --- Residual voltage Vs for Residual
A3-B3 voltage Ve synchronism voltage Ve
check (*2)

(*1): Ise required for SEF elements. In the model 42 and [APPL-CT]=3P, the residual current is
calculated by Ia , Ib and Ic.
(*2): Residual voltage Ve or Reference voltage Vs for synchronism check can be applied.

3.2.2 Binary Input Signals

The GRD140 provides eight programmable binary input circuits. Each binary input circuit is
programmable by PLC function, and provided with the function of Logic level inversion.
The binary input circuit of the GRD140 is provided with a logic level inversion function and a
pick-up and drop-off delay timer function as shown in Figure 3.2.1. Each input circuit has a binary
switch BISNS which can be used to select either normal or inverted operation. This allows the
inputs to be driven either by normally open or normally closed contacts. Where the driving contact
meets the contact conditions then the BISNS can be set to “Norm” (normal). If not, then “Inv”
(inverted) should be selected. The pick-up and drop-off delay times can be set 0.0 to 300.00s
respectively.

 105 
 6 F 2 S 0 8 9 7

Logic level inversion function, and pick-up and drop-off delay timer settings are as follow:
Element Contents Range Step Default
BI1SNS - BI8SNS Binary switch Norm/ Inv Norm
BI1PUD - BI8PUD Delayed pick-up timer 0.00 - 300.00s 0.01s 0.00
BI1DOD - BI8DOD Delayed drop-off timer 0.00 - 300.00s 0.01s 0.00

The operating voltage of binary input signal is typical 74V DC at 110V/125V DC rating and 138V
DC at 220/250V DC. The minimum operating voltage is 70V DC at 110/125V DC rating and
125V DC at 220/250V DC.

The binary input signals can be programmed to switch between eight settings groups. Change of
active setting group is performed by PLC (Signal No. 2640 to 2647).
Four alarm messages (Alarm1 to Alarm4) can be set. The user can define a text message within 16
characters for each alarm. The messages are valid for any of the input signals BI1 to BI8 by setting.
Then when inputs associated with that alarm are raised, the defined text is displayed on the LCD.
These alarm output signals are signal Nos. 2560 to 2563.
GRD140
(+) () BI1PUD BI1DOD [BI1SNS]
BI1 1284 t 0 0 t 768
BI1
"Norm"
1
"Inv"
BI2PUD BI2DOD [BI2SNS]
BI2 1285 t 0 0 t 769
BI2
"Norm"
1
"Inv"

BI8PUD BI8DOD [BI8SNS]

BI8 1291 t 0 0 t 775
BI8
"Norm"
1
"Inv"

0V

Figure 3.2.1 Logic Level Inversion

3.2.3 Binary Output Signals

The number of binary output signals and their output terminals are as shown in Appendix F. All
outputs, except the relay failure signal, can be configured.
GRD140-110D, -400D and -420D provide 8 auxiliary relays which is composed of one auxiliary
relay FAIL for relay fail output and seven programmable auxiliary relays BO1 to BO7. BO1 to
BO7 can be programmed.
GRD140-401D and 421D provide 4 high-speed auxiliary relays HBO1 to HBO4 and provides 6
auxiliary relays which is composed of one auxiliary relay FAIL for relay fail output and seven
programmable auxiliary relays BO1 to BO6. HBO1 to HBO4 and BO1 to BO6 can be

 106 
 6 F 2 S 0 8 9 7

programmed.
The reset time of the tripping output relay following fault clearance can be programmed. The
setting is respective for each output relay.
The signals shown in the signal list in Appendix B can be assigned to the output relays BOs and
HBOs individually or in arbitrary combinations. Signals can be combined using either an AND
circuit or OR circuit with 6 gates each as shown in Figure 3.2.2. The output circuit can be
configured according to the setting menu. Appendix H shows the factory default settings.
Further, each BO (HBO) has a programmable reset characteristic, settable for instantaneous
drop-off “Inst”, for delayed drop-off “Dl”, for dwell operation “Dw” or for latching operation
“Latch” by the scheme switch [RESET]. The time of the delayed drop-off “Dl” or dwell operation
“Dw” can be set by TBO. When “Dw” selected, the BO outputs for the TBO set time if the input
signal does not continue on the TBO set time. If the input signal continues more, the BO output is
continuous for the input signal time.
When the relay is latched, it can be reset with the RESET key on the relay front panel or a binary
input. This resetting resets all the output relays collectively.
The relay failure contact closes when a relay defect or abnormality in the DC power supply circuit
is detected.
Signal List

& Auxiliary relay

6 GATES
Appendix B
or 1

1
6 GATES

&

TBO
0 t
&
[RESET] "Dw" 0.00 – 10.00s
+ "Dl"
& S
F/F
"Lat"
R

Reset button
+

768 By PLC
BI1_COMMAND 1639 IND.RESET

Figure 3.2.3 Configurable Output

Settings

The setting elements necessary for binary output relays and their setting ranges are as follows:
Element Range Step Default Remarks
[RESET] Inst Dl / Dw /Lat See Appendix C Output relay reset time. Instantaneous,
delayed, dwell or latched.
TBO 0.00 – 10.00s 0.01s See Appendix C

 107 
 6 F 2 S 0 8 9 7

3.2.4 PLC (Programmable Logic Controller) Function

GRD140 is provided with a PLC function allowing user-configurable sequence logic on binary
signals. The sequence logic with timers, flip-flops, AND, OR, XOR, NOT logic, etc. can be
produced by using the PC software “PLC tool” and linked to signals corresponding to relay
elements or binary circuits.
Configurable binary inputs and the initiation trigger of fault records and disturbance records are
programmed using the PLC function. Temporary signals are provided for complicated logic or for
using a user-configured signal in many logic sequences.
PLC logic is assigned to protection signals by using the PLC tool. For PLC tool, refer to the PLC
tool instruction manual.

Figure 3.2.4.1 Sample Screen for PLC Tool

 108 
 6 F 2 S 0 8 9 7

3.3 Automatic Supervision

3.3.1 Basic Concept of Supervision

Though the protection system is in a non-operating state under normal conditions, it waits for a
power system fault to occur at any time, and must operate for the fault without fail. Therefore, the
automatic supervision function, which checks the health of the protection system during normal
operation, plays an important role. The GRD140 implements an automatic supervision function,
based on the following concepts:
 The supervising function should not affect the protection performance.
 Perform supervision with no omissions wherever possible.
 When a failure occurs, it is recorded as Alarm record, the user should be able to easily identify
the location of the failure.

3.3.2 Relay Monitoring

The relay is supervised by the following functions.

AC input imbalance monitoring

The AC current input is monitored to check that the following equation is satisfied and the health
of the AC input circuit is verified.
 CT circuit current monitoring for [APPL-CT] = “3P” setting
Max(|Ia|, |Ib|, |Ic|)  4  Min(|Ia|, |Ib|, |Ic|)  k0
where,
Max(|Ia|, |Ib|, |Ic|) = Maximum amplitude among Ia, Ib and Ic
Min(|Ia|, |Ib|, |Ic|) = Minimum amplitude among Ia, Ib and Ic
k0 = 20% of rated current
 Zero sequence voltage monitoring for [APPL-VT]= “ON” setting
|Va + Vb + Vc| / 3  6.35 (V)
 Negative sequence voltage monitoring for [APPL-VT]= “ON” setting
|Va + a2Vb + aVc| / 3  6.35 (V)
where, a = Phase shifter of 120, a2 = Phase shifter of 240

The CT circuit current monitoring allows high sensitivity detection of failures that have occurred
in the AC input circuit. This monitoring can be disabled by the scheme switch [CTSVEN].
The zero sequence monitoring and negative sequence monitoring allow high sensitivity detection
of failures that have occurred in the AC input circuits. These monitoring can be disabled by the
scheme switches [V0SVEN] and [V2SVEN] respectively.
The negative sequence voltage monitoring allows high sensitivity detection of failures in the
voltage input circuit, and it is effective for detection particularly when cables have been connected
with the incorrect phase sequence.

A/D accuracy checking

An analog reference voltage is input to a prescribed channel in the analog-to-digital (A/D)
converter, and it is checked that the data after A/D conversion is within a prescribed range, and

 109 
 6 F 2 S 0 8 9 7

that the A/D conversion characteristics are correct.

Memory monitoring
Memory is monitored as follows, depending on the type of memory, and checks are performed to
verify that memory circuits are healthy:
 Random access memory monitoring:
Writes/reads prescribed data and checks the storage function.
 Program memory monitoring: Checks the checksum value of the written data.
 Setting value monitoring: Checks discrepancies between the setting values stored in
duplicate.

Watchdog Timer
A hardware timer that is cleared periodically by the software is provided, which checks that the
software is running normally.

DC Supply Monitoring
The secondary voltage level of the built-in DC/DC converter is monitored, and is checked to see
that the DC voltage is within a prescribed range.

3.3.3 CT Failure Supervision

This function is available for [APPL-CT] = “3P” setting only.

Figure 3.3.1 shows the scheme logic of the CT failure supervision (CTFS). If the residual
overcurrent element EFF(EFCF) operates and the residual overvoltage element ZOVF(ZOVCF)
does not operate, CT failure (CTF) is detected. When the CTFS detects a CTF, it can alarm and
block various protections as EF, NOC and UC protections etc.
The CTF signal is reset 100 ms after the CT failure condition has reset. When the CTF continues
for 10s or more, “Err: CTF” is displayed in LCD message.
If the PLC signal CTF_BLOCK is received, this function is blocked. If the PLC signal EXT_CTF
is received, the CT failure (CTF) is output independently of this CTF function.
This function can be enabled or disabled by the scheme switch [CTFEN] and has a programmable
reset characteristic. For latching operation, set to “ON”, and for automatic reset after recovery, set
to “OPT-ON”.
231 385
EFCF & 1 1 CTF
&
232 t 0 t 0
ZOVCF & 1 & 1 NON CTF
1 0.015s 0.1s
& t 0
CTF_ALM
[CTFEN] "ON" 10s
1
+
"OPT-ON"
CB CLOSE 1 CB NON BLK
0.2s
A.M.F. ON

1616 CTF_BLOCK 1

1620 EXT_CTF

Figure 3.3.1 CT Failure Supervision

 110 
 6 F 2 S 0 8 9 7

3.3.4 VT Failure Supervision

This function is available for [APPL-VT] = “ON” settings.

When a fault occurs in the secondary circuit of the voltage transformer (VT), the voltage
dependent measuring elements may operate incorrectly. GRD140 incorporates a VT failure
supervision function (VTFS) as a measure against such incorrect operation. When the VTFS
detects a VT failure, it can alarm and block the following voltage dependent protections by a
binary input.
 Directional overcurrent protection
 Directional earth fault protection
 Directional sensitive earth fault protection
 Directional negative overcurrent protection
 Undervoltage protection
 Zero phase sequence overvoltage protection
 Negative phase sequence overvoltage protection
A binary input signal (external VTF) to indicate a miniature circuit breaker trip in the VT circuits
is also available for the VTFS.

Scheme logic
Figure 3.3.2 shows the scheme logic for the VTFS. VT failure is detected by the following two
schemes.
VTF1: The residual overcurrent element EFF(EFVF) does not operate (EFF=0), the residual
overvoltage element ZOVF(ZOVVF) operates (ZOVF=1) and the phase current
change detection element OCDF(OCDVF) does not operate (OCDF=0).
VTF2: The phase undervoltage element UVF(UVVF) operates (UVF=1) when the three
phases of the circuit breaker are closed (CB CLOSE=1) and the phase current change
detection element OCDF(OCDVF) does not operate (OCDF=0).
In order to prevent detection of false VT failures due to unequal pole closing of the circuit breaker,
the VTFS is blocked for 200 ms after line energization.
The VTF signal is reset 100 ms after the VT failure condition has reset. When the VTF continues
for 10s or more, “Err: VTF1” or “Err: VTF2” is displayed in LCD message.
If the PLC signal VTF_BLOCK is received, this function is blocked. If the PLC signal EXT_VTF
is received, the VT failure (VTF) is output independently of this VTF function.
This function can be enabled or disabled by the scheme switch [VTF1EN] or [VTF2EN] and has a
programmable reset characteristic. For latching operation, set to “ON”, and for automatic reset
after recovery, set to “OPT-ON”.

 111 
 6 F 2 S 0 8 9 7

t 0
233 VTF1 ALM
A
10s
234 236 387
UVF B 1 1 VTF1
1 &
C 235 &
1 t 0 0 t
237 1 NON VTF1
A
238 t 0 240 0.015s 0.1s
OCDF B 1 S 1
239 & &
C F/F
0.1s 386
R
1 VTF

& 1
"ON" 1 NON VTF
[VTF1EN] "OPT-ON" 1
+ t 0
CB CLOSE VTF2 ALM
241 10s
388
ZOVVF 1 & 1 VTF2
&
EFVF
242 1 & 1 t 0 0 t
& 1 NON VTF2
0.015s 0.1s

& 1
"ON"
[VTF2EN]
"OPT-ON" 1
+
CB NON BLK
A.M.F. ON

1617 VTF_BLOCK 1

1634 EXT_VTF

Figure 3.3.2 VT Failure Supervision

3.3.5 Trip Circuit Supervision

The circuit breaker tripping control circuit can be monitored by a binary input. Figure 3.3.3 shows
a typical scheme. A binary input BIn is assigned to No.1632:TC_FAIL signal by PLC. When the
trip circuit is complete, a small current flows through the binary input and the trip circuit. Then
logic signal of the binary input circuit BIn is "1".
If the trip supply is lost or if a connection becomes an open circuit, then the binary input resets and
the BIn output is "0". A trip circuit fail alarm TCSV is output when the BIn output is "0".
If the trip circuit failure is detected, then “ALARM” LED is lit and “Err: TC” is displayed in LCD
message.
The monitoring is enabled by setting the scheme switch [TCSPEN] to "ON" or "OPT-ON". When
"OPT-ON" is selected, the monitoring is enabled only while CB is closed.
(+) Trip circuit supervision

BIn
Trip t 0 1270
1632 TC_FAIL 1 & TCSV
output
0.4s
CB CLOSE
& 1
"OPT-ON"
[TCSPEN]
+ "ON"
CB trip coil

Figure 3.3.3 Trip Circuit Supervision Scheme Logic

 112 
 6 F 2 S 0 8 9 7

3.3.6 Circuit Breaker Monitoring

The relay provides the following circuit breaker monitoring functions.

Circuit Breaker State Monitoring

Circuit breaker state monitoring is provided for checking the health of circuit breaker (CB). If two
binary inputs are programmed to the functions ‘CB_N/O_CONT’ and ‘CB_N/C_CONT’, then the
CB state monitoring function becomes active. In normal circumstances these inputs are in opposite
states. Figure 3.3.4 shows the scheme logic. If both show the same state during five seconds, then
a CB state alarm CBSV operates and “Err:CB” and “CB err” are displayed in LCD message and
event record message respectively.
The monitoring can be enabled or disabled by setting the scheme switch [CBSMEN].
t 0 1271
1633 CB_N/O_CONT =1 1 CBSV
&
5.0s

1634 CB_N/C_CONT

[CBSMEN]
"ON"
+
Figure 3.3.4 CB State Monitoring Scheme Logic

Normally open and normally closed contacts of the CB are connected to binary inputs BIm and
BIn respectively, and functions of BIm and BIn are assigned to “CB_N/O_CONT” and
“CB_N/C_CONT” by PLC.

Circuit Breaker Condition Monitoring

Periodic maintenance of CB is required for checking of the trip circuit, the operation mechanism
and the interrupting capability. Generally, maintenance is based on a time interval or a number of
fault current interruptions.
The following CB condition monitoring functions are provided to determine the time for
maintenance of CB:
 Trip is counted for maintenance of the trip circuit and CB operation mechanism. The trip
counter increments the number of tripping operations performed. An alarm is issued and
informs user of time for maintenance when the count exceeds a user-defined setting TCALM.
The trip count alarm can be enabled or disabled by setting the scheme switch [TCAEN].
The counter can be initiated by PLC signals TP_COUNT and TP_COUNT-. The default
setting is the TP_COUNT is assigned to the GEN_TRIP signal.
 Sum of the broken current quantity Iy is counted for monitoring the interrupting capability of
CB. The Iy counter increments the value of current to the power ‘y’, recorded at the time of
issue of the tripping signal, on a phase by phase basis. For oil circuit breakers, the dielectric
withstand of the oil generally decreases as a function of I2t, and maintenance such as oil
changes, etc., may be required. ‘I’ is the fault current broken by CB. ‘t’ is the arcing time
within the interrupter tank and it cannot be determined accurately. Therefore, ‘y’ is normally
set to 2 to monitor the broken current squared. For other circuit breaker types, especially those
for HV systems, ‘y’ may be set lower, typically 1.0. An alarm is issued when the count for any
phase exceeds a user-defined setting IyALM. This feature is not available in GRD140-110.
The Iy count alarm can be enabled or disabled by setting the scheme switch [IyAEN].
The counter can be initiated by PLC signals SGM_IY_A to SGM_IY_C. The default setting is
the SGM_IY_A to SGM_IY_C are assigned to the GEN_TRIP signal.

 113 
 6 F 2 S 0 8 9 7

 Operating time monitoring is provided for CB mechanism maintenance. It checks CB

operating time and the need for mechanism maintenance is informed if the CB operation is
slow. The operating time monitor records the time between issuing the tripping signal and the
phase currents falling to zero. An alarm is issued when the operating time for any phase
exceeds a user-defined setting OPTALM. The operating time is set in relation to the specified
interrupting time of the CB. The operating time alarm can be enabled or disabled by setting the
scheme switch [OPTAEN].
The CB operating time monitoring can be initiated by PLC signals OT_ALARM_A to
OT_ALARM_C. The default setting is the OT_ALARM_A to OT_ALARM_C are assigned to
the GEN_TRIP signal.
The maintenance program should comply with the switchgear manufacturer’s instructions.
3.3.7 PLC Data and IEC61850 Mapping Data Monitoring

If there is a failure in PLC data or IEC61850 mapping data, the function may be prevented.
Therefore, PLC data and IEC61850 mapping data are monitored and the respective alarms "PLC
stop" and "MAP stop" are issued if a failure is detected.

3.3.8 IEC61850 Communication Monitoring

The sending and receiving functions on the Ethernet LAN communication are monitored. The
receiving function is executed by checking GOOSE message receiving status, and the sending
function is executed by checking a “Ping” response to the other party. If a failure is detected, an
alarm of "GOOSE stop" or "Ping err" is issued.
These functions are disabled by setting the scheme switches [GSECHK] and [PINGCHK].

3.3.9 Failure Alarms

When a failure is detected by the automatic supervision, it is followed with an LCD message, LED
indication, external alarm and event recording. Table 3.3.1 summarizes the supervision items and
alarms.
The LCD messages are shown on the "Auto-supervision" screen, which is displayed automatically
when a failure is detected or displayed by pressing the VIEW key. The event record messages
are shown on the "Event record" screen by opening the "Record" sub-menu.
The alarms are retained until the failure is recovered.
The alarms can be disabled collectively by setting the scheme switch [AMF] to "OFF". The AC
input imbalance monitoring alarms can be disabled collectively by setting the scheme switches
[CTSVEN], [V0SVEN] and [V2SVEN] to "OFF". The setting is used to block unnecessary alarms
during commissioning, test or maintenance.
When the Watchdog Timer detects that the software is not running normally, LCD display and
event recording of the failure may not function normally.

 114 
 6 F 2 S 0 8 9 7

Table 3.3.1 Supervision Items and Alarms

Supervision Item LCD Message LED LED External Alarm record Message
"IN "ALARM" alarm
SERVICE"
AC input imbalance Err:CT, Err:V0, CT err, V0 err, V2 err,
On/Off (2) On (4)
monitoring Err:V2 (1) Relay fail or Relay fail-A (2)
A/D accuracy check Err:A/D Off On (4) Relay fail
Memory monitoring Err:SUM, Err:RAM,
Off On (4) Relay fail
Err:BRAM, Err:EEP
Watchdog Timer ---- Off On (4) ----
DC supply monitoring Err:DC Off (3) Off Relay fail-A
Trip circuit supervision Err:TC On On Off TC err, Relay fail-A
CB state monitoring Err:CB On On Off CB err, Relay fail-A
CB condition monitoring
Trip count alarm ALM:TP COUNT On On Off TP COUNT ALM,
Relay fail-A
Operating time alarm ALM: OP time On On Off OP time ALM, Relay fail-A
Iy count alarm ALM:IY On On Off IY-A ALM, IY-B ALM or
IY-C ALM, Relay fail-A
CT failure supervision Err:CTF On On Off CTF err, Relay fail-A
VT failure supervision Err:VTF1, Err:VTF2 On On Off VTF1 err, VTF2 err,
Relay fail-A
PLC data or IEC61850 Err: PLC, Err: MAP On On (4) Relay fail-A
mapping data monitoring
GOOSE message check Err: GOOSE On On (4) Relay fail-A
Ping response check Err: Ping On On (4) Relay fail-A
(1): Various messages are provided as expressed with "Err:---" in the table in Section 6.7.2.
(2): The LED is on when the scheme switch [CTSVEN], [V0SVEN] or [V2SVEN] is set to "ALM"
and off when set to "ALM & BLK" (refer to Section 3.3.6). The message "Relay fail-A" is
recorded when the scheme switch [SVCNT] is set to "ALM".
(3): Whether the LED is lit or not depends on the degree of the voltage drop.
(4): The binary output relay "FAIL" operates.

The failure alarm and the relationship between the LCD message and the location of the failure is
shown in Table 6.7.1 in Section 6.7.2.

3.3.8 Trip Blocking

When a failure is detected by the following supervision items, the trip function is blocked as long
as the failure exists, and is restored when the failure is removed.
 A/D accuracy check
 Memory monitoring
 Watchdog Timer
When a fault is detected by the AC input imbalance monitoring, the scheme switches [CTSVEN],
[V0SVEN] and [V2SVEN] setting can be used to determine if both tripping is blocked and an
alarm is output, or if only an alarm is output.

 115 
 6 F 2 S 0 8 9 7

3.3.9 Setting

The setting element necessary for the automatic supervision and its setting range are shown in the
table below.

Element Range Step Default Remarks

CTF supervision
EFF 0.1 - 25.0 A 0.1 A 1.0 A Residual overcurrent threshold setting
( 0.02 - 5.00 A 0.01 A 0.20 A) (*)
ZOVF 5.0 – 130.0 V 0.1 V 20.0 V Residual overvoltage threshold setting
VTF supervision
UVF 5.0 – 130.0 V 0.1 V 51.0 V Undervoltage threshold setting
OCDF 0.5 A (Fixed) Phase current change detection
( 0.1 A (Fixed) )
[CTFEN] Off/On/OPT-On Off CTF supervision
[VTF1EN] Off/On/OPT-On Off VTF1 supervision
[VTF2EN] Off/On/OPT-On Off VTF2 supervision
[CTSVEN] Off/ALM&BLK/ALM ALM AC input imbalance monitoring (current)
[V0SVEN] Off/ALM&BLK/ALM ALM AC input imbalance monitoring (Vo)
[V2SVEN] Off/ALM&BLK/ALM ALM AC input imbalance monitoring (V2)
[TCSPEN] Off/On/OPT-On Off Trip circuit supervision
[CBSMEN] Off/On Off CB condition supervision
[TCAEN] OFF/ON OFF Trip count alarm
[IyAEN] OFF/ON OFF Iy count alarm
[OPTAEN] OFF/ON OFF Operate time alarm
TCALM 1 - 10000 1 10000 Trip count alarm threshold setting
IyALM 10 – 10000 E6 E6 10000 Iy alarm threshold setting
YVALUE 1.0 – 2.0 0.1 2.0 y value setting
OPTALM 100 – 5000 ms 10 ms 1000 ms Operate time alarm threshold setting
(*) Current values shown in the parentheses are in the case of 1 A rating. Other current values are in
the case of 5 A rating.
When setting the ZOVF and EFF, the maximum detection sensitivity of each element should be
set with a margin of 15 to 20% taking account of variations in the system voltage, the asymmetry
of the primary system and CT and VT error.

 116 
 6 F 2 S 0 8 9 7

3.4 Recording Function

The GRD140 is provided with the following recording functions:
Fault recording
Event recording
Disturbance recording
Counters
These records are displayed on the LCD screen of the relay front panel or on the local or remote
PC.

3.4.1 Fault Recording

Fault recording is started by a tripping command of the GRD140 and the following items are
recorded for one fault:
Date and time
Trip mode
Operating phase
Fault location
Relevant events
Power system quantities
User configurable initiation
User can configure four fault record triggers (Signal No.:2624 to 2627) by PLC. Any of input
signals as shown in Appendix B is assigned to these fault record trigger signals.
Up to the 8 most-recent faults are stored as fault records. If a new fault occurs when 8 faults have
been stored, the record of the oldest fault is deleted and the record of the latest fault is then stored.

Date and time occurrence

This is the time at which a tripping command has been initiated. The time resolution is 1 ms using
the relay internal clock.

Trip mode
This shows the protection scheme such as OC1, EF1, UV1 etc. that output the tripping command.

Operating phase
This is the phase to which a tripping command is output.

Fault location
The distance to the fault point calculated by the fault locator is recorded.
The distance is expressed in km and as a percentage (%) of the line length.
Relevant events
Such events as autoreclose, re-tripping following the reclose-on-to-a fault or autoreclose are
recorded with time-tags.

Power system quantities

The following power system quantities in pre-faults and post-faults are recorded.
- Magnitude and phase angle of phase voltage (Va, Vb, Vc)

 117 
 6 F 2 S 0 8 9 7

- Magnitude and phase angle of phase-to-phase voltage (Vab, Vbc, Vca)

- Magnitude and phase angle of symmetrical component voltage (V1, V2, V0)
- Magnitude and phase angle of zero sequence voltage which is measured directly in the form of
the system residual voltage or of reference voltage for synchronism check (Ves)
- Magnitude and phase angle of phase current (Ia, Ib, Ic)
- Magnitude and phase angle of symmetrical component current (I1, I2, I0)
- Magnitude and phase angle of zero sequence current from residual circuit (Ie)
- Magnitude and phase angle of zero sequence current from core balance CT (Ise) for model 110
and 420 series
- Percentage of thermal capacity (THM%) only recorded at post-fault
- Frequency (f)

3.4.2 Event Recording

The events shown are recorded with a 1 ms resolution time-tag when the status changes. Up to
1024 records can be stored. If an additional event occurs when 1024 records have been stored, the
oldest event record is deleted and the latest event record is then stored.
The user can set a maximum of 128 recording items, and their status change mode. The event
items can be assigned to a signal number in the signal list. The status change mode is set to “On”
(only recording On transitions) or “On/Off”(recording both On and Off transitions) mode by
setting. The “On/Off” mode events are specified by “Bi-trigger events” setting. If the “Bi-trigger
events” is set to “100”, No.1 to 100 events are “On/Off” mode and No.101 to 128 events are “On”
mode.
The name of an event can be set by RSM100. Maximum 22 characters can be set, but the LCD
displays only 11 characters. Therefore, it is recommended the maximum 11 characters are set. The
set name can be viewed on the Set.(view) screen.
The elements necessary for event recording and their setting ranges are shown in the table below.
The default setting of event record is shown in Appendix G.
Element Range Step Default Remarks
BITRN 0 - 128 1 100 Number of bi-trigger(on/off) events
EV1 – EV128 0 - 3071 Assign the signal number

3.4.3 Disturbance Recording

Disturbance recording is started when the overcurrent starter element operates or a tripping
command is initiated. Further, disturbance recording is started when a start command by the PLC
is initiated. The user can configure four disturbance record triggers (Signal No.:2632 to 2635) by
PLC.
The records include maximum 8 analogue signals as shown in Table 3.4.1, 32 binary signals and
the dates and times at which recording started. Any binary signal shown in Appendix C can be
assigned by the binary signal setting of disturbance record.

 118 
 6 F 2 S 0 8 9 7

Table 3.4.1 Analog Signals for Disturbance Recording

Model
Model 110 Model 400 Model 420
APPL setting
APPLCT = 1P I0 Ie(I0), Ise(I0)
CT APPLCT = 2P Ie(I0), Ise(I0) Ia, Ic, Ie(I0) Ia, Ic, Ie(I0), Ise(I0)
APPLCT = 3P Ia, Ib, Ic, Ie(I0) Ia, Ib, Ic, Ise(I0)
APPLVT = ON,
Va, Vb, Vc Va, Vb, Vc
APPLVES = Off
VT Ve(V0)
APPLVT = On,
Va, Vb, Vc, Ves Va, Vb, Vc, Ves
APPLVES = Ve or Vs

The LCD display only shows the dates and times of disturbance records stored. Details can be
displayed on a PC. For how to obtain disturbance records on the PC, see the PC software
instruction manual.
The pre-fault recording time is fixed at 0.3s and post-fault recording time can be set between 0.1
and 5.0s.
The number of records stored depends on the post-fault recording time. The approximate
relationship between the post-fault recording time and the number of records stored is shown in
Table 3.4.2.
Note: If the recording time setting is changed, the records stored so far are deleted.

Table 3.4.2 Post Fault Recording Time and Number of Disturbance Records Stored

Recording time 0.1s 1.0s 2.0s 3.0s 3.5s 4.0s 4.5s 5.0s
50Hz 40 14 8 5 4 4 3 3
60Hz 38 11 6 4 4 3 3 2

 119 
 6 F 2 S 0 8 9 7

Settings
The elements necessary for initiating a disturbance recording and their setting ranges are shown in
the table below.
Element Range Step Default Remarks
Time 0.1-5.0 s 0.1 s 2.0 Post-fault recording time
OC 0.1-250.0 A 0.1 A 10.0 A Overcurrent detection
(0.02-50.00 A 0.01 A 2.00 A) (*)
EF 0.1-125.0 A 0.1 A 3.0 A Earth fault detection
(0.02-25.00 A 0.01 A 0.60A)
SEF 0.01-1.00 A 0.01 A 1.00 A Sensitive earth fault detection
(0.002-0.200 A 0.001 A 0.200 A)
NOC 0.5-10.0 A 0.1 A 2.0 A Negative sequence overcurrent detection
(0.10-2.00 A 0.01 A 0.40 A)
OV 10.0-200.0 V 0.1 V 120.0 V Overvoltage detection
UV 1.0-130.0 V 0.1 V 60.0 V Undervoltage detection
ZOV 1.0-130.0 V 0.1 V 20.0 V Zero sequence overvoltage detection
NOV 1.0-130.0 V 0.1 V 20.0 V Negative sequence overvoltage detection
(*) Current values shown in the parentheses are for the case of a 1A rating. Other current values are
for the case of a 5A rating.
Starting the disturbance recording by a tripping command or the starter element listed above is
enabled or disabled by setting the following scheme switches.

Element Range Step Default Remarks

[Trip] OFF/ON ON Start by tripping command
[OC] OFF/ON ON Start by OC operation
[EF] OFF/ON ON Start by EF operation
[SEF] OFF/ON ON Start by SEF operation
[NC] OFF/ON ON Start by NC operation
[OV] OFF/ON ON Start by OV operation
[UV] OFF/ON ON Start by UV operation
[ZOV] OFF/ON ON Start by ZOV operation
[NOV] OFF/ON ON Start by NOV operation

 120 
 6 F 2 S 0 8 9 7

3.5 Metering Function

The GRD140 measures current and demand values of phase currents, phase and phase-to-phase
voltages, residual current, residual voltage, symmetrical component currents and voltages,
frequency, power factor, active and reactive power, and apparent power. The measurement data
shown below is displayed on the LCD of the relay front panel or on the local or remote PC.
Current: The following quantities are measured and updated every second.
- Magnitude and phase angle of phase current (Ia, Ib, Ic)
- Magnitude and phase angle of zero sequence current from residual circuit (Ie)
- Magnitude and phase angle of zero sequence current from core balance CT (Ise) for model 110
and 42 series
- Magnitude of positive, negative and zero sequence currents (I1, I2, I0)
- The ratio of negative to positive sequence current (I2/I1)
- Magnitude and phase angle of phase voltage (Va, Vb, Vc)
- Magnitude and phase angle of phase-to-phase voltage (Vab, Vbc, Vca)
- Magnitude and phase angle of zero sequence voltage which is measured directly in the form of
the system residual voltage, or of reference voltage for synchronism check (Ves)
- Magnitude and phase angle of symmetrical component voltage (V1, V2, V0)
- Active power (P)
- Reactive power (Q)
- Apparent power (S)
- Power factor (PF)
- Frequency (f)
- Frequency rate of change(df(df/dt))
- Percentage of thermal capacity (THM%)
- Direction of each current (Ia, Ib, Ic, Ie, Ise, I2)

Demand
- Maximum and minimum of phase voltage (Va, Vb, Vc: max, min)
- Maximum and minimum of zero sequence voltage (V0: max, min)
- Maximum and minimum of the system residual voltage or the reference voltage for
synchronism check (Ves: max, min)
- Maximum of phase current (Ia, Ib, Ic: max.)
- Maximum of zero sequence current from residual circuit (Ie: max)
- Maximum of zero sequence current from core balance CT (Ise: max) for model 110 and 42 series
- Maximum of negative sequence current (I2: max.)
- Maximum of the ratio of negative to positive sequence current (I2/I1(I21): max)
- Maximum of active power (P: max.)
- Maximum of reactive power (Q: max.)
- Maximum of apparent power (S: max.)
- Maximum and minimum of frequency (f: max, min)
The above system quantities are displayed in values on the primary side or on the secondary side
as determined by a setting. To display accurate values, it is necessary to set the CT ratio as well.

 121 
 6 F 2 S 0 8 9 7

For the setting method, see "Setting the metering" in 4.2.6.6 and "Setting the parameter" in 4.2.6.7.
In the case of the maximum and minimum values display above, the measured quantity is averaged
over a rolling 15 minute time window, and the maximum and minimum recorded average values
are shown on the display screen.
The displayed quantities depend on [APPLCT] and [APPLVT] settings and relay model as shown
in Table 3.5.1. Input current and voltage greater than 0.01In(rated current) and 0.06V at the
secondary side are required for the measurement.
Phase angles above are expressed taking the positive sequence voltage as a reference phase angle,
where leading phase angles are expressed as positive, (+).
The signing of active and reactive power flow direction can be set positive for either power
sending or power receiving. The signing of reactive power can be also set positive for either
lagging phase or leading phase.

Table 3.5.1 Displayed Quantity

Model 110 400, 401 420, 421
APPL APPLCT APPLVT APPLCT APPLVT
Setting 1P 2P 3P On Off 1P 2P 3P On Off
Ia --   --  
Ib -- --  -- -- 
Ic --   --  
Ie       
Ise    
I1 -- --  -- -- 
I2 -- --  -- -- 
I0 -- --  -- -- 
I2/I1 -- --  -- -- 
THM --   --  
Va  --  --
Vb  --  --
Vc  --  --
Ves     
Vab  --  --
Vbc  --  --
Vca  --  --
V1  --  --
V2  --  --
V0  --  --
f  --  --
df  --  --
PF --    -- --    --
P --    -- --    --
Q --    -- --    --
S --    -- --    --

(Note) : Measured
--: Not measured (The item is indicated, but the quantity value is indicated as “0”.)
Blank Space: The item is not indicated.

 122 
 6 F 2 S 0 8 9 7

3.6 Fault locator

3.6.1 Application

The fault locator incorporated in the GRD140 measures the distance to fault on the protected line
using local voltages and currents. The measurement result is expressed as a percentage (%) of the
line length and the distance (km) and is displayed on the LCD on the relay front panel. It is also
output to a local PC or RSM (relay setting and monitoring) system.
To measure the distance to fault, the fault locator requires minimum 3 cycles as fault duration
time.
In distance to fault calculations, the change in the current before and after the fault has occurred is
used as a reference current, alleviating influences of the load current and arc voltage. As a result,
the location error is a maximum of 2.5 km for faults at a distance of up to 100 km, and a
maximum of 2.5% for faults at a distance between 100 km and 250 km.
The fault locator is available for [APPLCT]= "3P" and [APPLVT]= "ON" setting.
The fault locator cannot correctly measure the distance to fault during a power swing.

3.6.2 Distance to Fault Calculation

The distance to fault x1 is calculated from equation (1) and (2) using the voltage and current of the
fault phase and a current change before and after the fault occurrence. The current change before
and after the fault occurrence represented by I" and I" is used as the reference current. The
impedance imbalance compensation factor is used to maintain high measuring accuracy even
when the impedance of each phase has great variations.

Distance calculation for phase fault (in the case of BC-phase fault)

Im(Vbc  I")  L
x 1 = {I (R  I  I") + R (X  I  I")}  K (1)
m 1 bc e 1 bc bc

where,
Vbc = fault voltage between faulted phases = Vb  Vc
Ibc = fault current between faulted phases = Ib  Ic
I" = change of fault current before and after fault occurrence = (Ib-Ic)  (ILb-ILc)
ILb, ILc = load current
R1 = resistance component of line positive sequence impedance
X1 = reactance component of line positive sequence impedance
Kbc = impedance imbalance compensation factor
Im( ) = imaginary part in parentheses
Re( ) = real part in parentheses
L = line length (km)

 123 
 6 F 2 S 0 8 9 7

Distance calculation for earth fault (in the case of A-phase earth fault)
Im(Va  I")  L
x1= (2)
{Im(R1  I  I" + R0  I0S  I") + Re(X1  I  I" + X0  I0S  I")}  Ka

where,
Va = fault voltage
I = fault current = (2Ia  Ib  Ic)/3
I" = change of fault current before and after fault occurrence
2Ia  Ib  Ic 2ILa  ILb  ILc
= 
3 3
Ia, Ib, Ic = fault current
ILa, ILb, ILc = load current
I0s = zero sequence current
R1 = resistance component of line positive sequence impedance
X1 = reactance component of line positive sequence impedance
R0 = resistance component of line zero sequence impedance
X0 = reactance component of line zero sequence impedance
Ka = impedance imbalance compensation factor
Im( ) = imaginary part in parentheses
Re( ) = real part in parentheses
L = line length (km)

Equations (1) and (2) are general expressions when lines are treated as having lumped constants
and these expressions are sufficient for lines within 100 km. For lines exceeding 100 km,
influences of the distributed capacitance must be considered. For this fault locator, the following
equation is used irrespective of line length to find the compensated distance x2 with respect to
distance x1 which was obtained in equation (1) or (2).
3
x1
x2 = x1  k2  3 (3)

where,
k = propagation constant of the protected line = 0.001km-1 (fixed)

3.6.3 Starting Calculation

Calculation of the fault location is initiated by the operation of OC element. It is initiated only
when the direction of fault is forward (FWD).

3.6.4 Displaying Location

The measurement result is stored in the "Fault record" and displayed on the LCD of the relay front
panel or on the local or remote PC. For displaying on the LCD, see Section 4.2.3.1.

 124 
 6 F 2 S 0 8 9 7

3.6.5 Setting

The setting items necessary for the fault location and their setting ranges are shown in the table
below. The reactance and resistance values are input in expressions on the secondary side.
When there are great variations in the impedance of each phase, equation (4) is used to find the
positive sequence impedance, zero sequence impedance and zero sequence mutual impedance,
while equation (5) is used to find imbalance compensation factors Kab to Ka.
When variations in impedance of each phase can be ignored, the imbalance compensation factor is
set to 100%.

Z1 = {(Zaa + Zbb + Zcc)  (Zab + Zbc + Zca)}/3

Z0 = {(Zaa + Zbb + Zcc) + 2(Zab + Zbc + Zca)}/3 (4)

Kab = {(Zaa + Zbb)/2  Zab}/Z1

Kbc = {(Zbb + Zcc)/2  Zbc}/Z1
Kca = {(Zcc + Zaa)/2  Zca}/Z1 (5)
Ka = {Zaa  (Zab + Zca)/2}/Z1
Kb = {Zbb  (Zbc + Zab)/2}/Z1
Kc = {Zcc  (Zca + Zab)/2}/Z1

Item Range Step Default Remarks

R1 0.0 - 199.99  0.01  0.20
(0.0 - 999.9  0.1  1.0) (*)
X1 0.0 - 199.99  0.01  2.00
(0.0 - 999.9  0.1  10.0)
R0 0.0 - 999.99  0.01  0.70
(0.0 - 999.9  0.1  3.5)
X0 0.0 - 199.99  0.01  6.80
(0.0 - 999.9  0.1  34.0)
Kab 80 - 120% 1% 100%
Kbc 80 - 120% 1% 100%
Kca 80 - 120% 1% 100%
Ka 80 - 120% 1% 100%
Kb 80 - 120% 1% 100%
Kc 80 - 120% 1% 100%
Line 0 - 399.9 km 0.1 km 50.0km
(*) Ohmic values shown in the parentheses are in the case of 1 A rating. Other ohmic values are
in the case of 5A rating.

 125 
 6 F 2 S 0 8 9 7

4. User Interface
4.1 Outline of User Interface
The user can access the relay from the front or rear panel.
Local communication with the relay is also possible using a personal computer (PC) via an
RS232C port. Furthermore, remote communication is also possible using RSM (Relay Setting and
Monitoring), IEC61850 communication or IEC60870-5-103 communication via Ethernet LAN
port or RS485 port.
This section describes the front panel configuration and the basic configuration of the menu tree of
the local human machine communication ports and HMI (Human Machine Interface).

4.1.1 Front Panel

As shown in Figure 3.1.3, the front panel is provided with a liquid crystal display (LCD), light
emitting diodes (LED), operation keys, and RS-232C connector.

LCD
The LCD screen, provided with a 2-line, 16-character display and back-light, provides the user
with information such as records, statuses and settings. The LCD screen is normally unlit, but
pressing the VIEW key will display the digest screen and pressing any key other than VIEW
and RESET will display the menu screen.

These screens are turned off by pressing the RESET key or END key. If any display is left for 5
minutes or longer without operation, the back-light will go off.

LED
There are 9 LED displays. The signal labels and LED colors are defined as follows:
Label Color Remarks
IN SERVICE Green Lit when the relay is in service and flickered when the relay is in “Test” menu.
TRIP Red Lit when a trip command is issued.
ALARM Red Lit when a failure is detected.
(LED1) Yellow Configurable LED to assign signals with or without latch when relay operates.
(LED2) Yellow Configurable LED to assign signals with or without latch when relay operates.
(LED3) Yellow Configurable LED to assign signals with or without latch when relay operates.
(LED4) Yellow Configurable LED to assign signals with or without latch when relay operates.
(LED5) Yellow Configurable LED to assign signals with or without latch when relay operates.
(LED6) Yellow Configurable LED to assign signals with or without latch when relay operates.

LED1 to LED6 are configurable. For the setting, see Section 4.2.6.10.
The TRIP LED lights up once the relay is operating and remains lit even after the trip command
goes off. The TRIP LED can be turned off by pressing the RESET key. Other LEDs are lit as
long as a signal is present and the RESET key is invalid while the signal is being maintained.

 126 
 6 F 2 S 0 8 9 7

Operation keys
The operation keys are used to display records, status, and set values on the LCD, as well as to
input or change set values. The function of each operation key is as follows:
 , , , : Used to move between lines displayed on a screen and to enter numerical
values and text strings.
 CANCEL : Used to cancel entries and return to the upper screen.

 END : Used to end the entering operation, return to the upper screen or turn off the
display.
 ENTER : Used to store or establish entries.

VIEW and RESET keys

Pressing VIEW key displays digest screens such as "Metering", "Latest fault",
"Auto-supervision", "Alarm display" and "Indication".
Pressing RESET key turns off the display.

Monitoring jacks
The two monitoring jacks A and B and their respective LEDs can be used when the test mode is
selected on the LCD screen. By selecting the signal to be observed from the "Signal List" and
setting it on the screen, the signal can be displayed on LED A or LED B, or transmitted to an
oscilloscope via a monitoring jack.

RS232C connector
The RS232C connector is a 9-way D-type connector for serial RS232C connection with a local
personal computer.

 127 
 6 F 2 S 0 8 9 7

4.1.2 Communication Ports

The following two interfaces are mounted as communication ports:

 RS232C port
 RS485, Fibre optic or Ethernet LAN port for serial communication
 IRIG-B port

RS232C port
This connector is a standard 9-way D-type connector for serial port RS232C transmission and is
mounted on the front panel. By connecting a personal computer to this connector, setting
operation and display functions can be performed. (See Figure 3.1.3.)

RS485, Fibre optic or Ethernet LAN port

The RS485 port or the fibre optic port is connected to the IEC60870-5-103 communication via
BCU/RTU (Bay Control Unit / Remote Terminal Unit) to connect between relays and to construct
a network communication system. (See Figure 4.4.1 in Section 4.4.) The RS485 port is a screw
terminal and the fibre optic port is the ST connector.
Ethernet LAN port is connected to the substation automation system via Ethernet communication
networks using IEC 61850 protocol. This port can also be connected to the RSM. 100Base-TX
(T1: RJ-45 connector) or 100Base-FX (F1: SC connector) for Ethernet LAN is provided on the
back of the relay as shown in Figure 4.1.1.

IRIG-B port
The IRIG-B port collects serial IRIG-B format data from the external clock to synchronize the
relay calendar clock. The IRIG-B port is isolated from the external circuit by a photo-coupler.
This port is on the back of the relay, as shown in Figure 4.1.1.

RS485 connection Fibre Optic

terminal (ST)

IRIG-B OPT
TB3 R IRIG-B
TB1 T TB3
TB1

TB2
TB2
T1
F1
R
T

E E

Rear view Rear view

(a) RS485 + 100BASE-TX (b) Fibre optic port + 100BASE-FX

Figure 4.1.1 Location of Communication Port

 128 
 6 F 2 S 0 8 9 7

4.2 Operation of the User Interface

The user can access such functions as recording, measurement, relay setting and testing with the
LCD display and operation keys.
Note: LCD screens depend on the relay model and the scheme switch setting. Therefore,
LCD screens described in this section are samples of typical model.

4.2.1 LCD and LED Displays

Displays during normal operation

When the GRD140 is operating normally, the green "IN SERVICE" LED is lit and the LCD is off.
Press the VIEW key when the LCD is off to display the digest screens which are "Indication",
"Metering1", "Metering2", "Metering3", "Metering4", "Metering5", …., "Metering10", "Latest
fault", "Auto-supervision" and "Alarm Display" screens in turn. "Latest fault",
"Auto-supervision" and "Alarm Display" screens are displayed only when there is some data. The
following are the digest screens and can be displayed without entering the menu screens.

Indication
I N D 1 [ 0 0 0 0 0 0 0 0 ]
I N D 2 [ 0 0 0 1 0 0 0 0 ]

Metering 1
I a   .   k A Not available for model 110 and APPL=1P
setting in models 40 and 42.

Metering 2
I b   .   k A Not available for model 110, and APPL=1P and 2P
settings in models 40 and 42.

Metering 3
I c   .   k A Not available for model 110 and APPL=1P
setting in models 40 and 42.

Metering 4
I e   .   k A

Metering 5
I s e   .    k A Not available for model 40.

Metering 6
V a    .   k V Available for APPL=3PN and 3PV settings in
   .   models 40 and 42.

Metering 7
V b    .   k V Available for APPL=3PN and 3PV settings in
   .   models 40 and 42.

Metering 8
V c    .   k V Available for APPL=3PN and 3PV settings in
   .   models 40 and 42.

Metering 9

 129 
 6 F 2 S 0 8 9 7

V e s    .   k V
   .  

Metering 10
ff   .   H z

To clear the latched indications (LEDs, LCD screen of Latest fault), press RESET key for 3
seconds or more.
For any display, the back-light is automatically turned off after five minutes.

Indication
This screen shows the status of elements assigned as a virtual LED.
I N D 1 [ 0 0 0 0 0 0 0 0 ]
I N D 2 [ 0 0 0 1 0 0 0 0 ]

Status of element,
Elements depend on user setting. 1: Operate, 0: Not operate (Reset)

Displays in tripping
Latest fault
P h a s e A B C E : Faulted phases. Not displayed for model 110
O C 1 : Tripping element

If a fault occurs and a tripping command is output when the LCD is off, the red "TRIP" LED and
other configurable LED if signals assigned to trigger by tripping
Press the VIEW key to scroll the LCD screen to read the rest of messages.

Press the RESET key to turn off the LEDs and LCD display.
Notes:
1) When configurable LEDs (LED1 through LED6) are assigned to latch signals by trigger of
tripping, press the RESET key more than 3s until the LCD screens relight. Confirm turning off
the configurable LEDs. Refer to Table 4.2.1 Step 1.
2) Then, press the RESET key again on the "Latest fault" screen in short period, confirm turning
off the "TRIP" LED. Refer to Table 4.2.1 Step 2.
3) When only the "TRIP" LED is go off by pressing the RESET key in short period, press the
RESET key again to reset remained LEDs in the manner 1) on the "Latest fault" screen or other
digest screens. LED1 through LED6 will remain lit in case the assigned signals are still active
state.

 130 
 6 F 2 S 0 8 9 7

Table 4.2.1 Turning off latch LED operation

LED lighting status

Operation "TRIP" LED Configurable LED
(LED1 – LED6)
Step 1 Press the RESET key more than 3s on
the "Latest fault" screen
continue to lit turn off

Step 2 Then, press the RESET key in short

period on the "Latest fault" screen
turn off

When any of the menu screens is displayed, the VIEW and RESET keys do not function.
To return from menu screen to the digest "Latest fault" screen, do the following:
 Return to the top screen of the menu by repeatedly pressing the END key.

 Press the END key to turn off the LCD.

 Press the VIEW key to display the digest "Latest fault" screen.
Auto-supervision
E r r : R OM , A / D

If the automatic supervision function detects a failure while the LCD is off, the
"Auto-supervision" screen is displayed automatically, showing the location of the failure, and the
"ALARM" LED lights.
Press the VIEW key to display other digest screens in turn including the "Metering" and "Latest
fault" screens.
Press the RESET key to turn off the LEDs and LCD display. However, if the failure continues,
the "ALARM" LED remains lit.
After recovery from a failure, the "ALARM" LED and "Auto-supervision" display turn off
automatically.
If a failure is detected while any of the screens is displayed, the current screen remains displayed
and the "ALARM" LED lights.
Notes:
1) When configurable LEDs (LED1 through LED6) are assigned to latch signals by issuing an
alarm, press the RESET key more than 3s until all LEDs reset except "IN SERVICE" LED.
2) When configurable LED is still lit by pressing RESET key in short period, press RESET key
again to reset remained LED in the above manner.
3) LED1 through LED6 will remain lit in case the assigned signals are still active state.

While any of the menu screens is displayed, the VIEW and RESET keys do not function. To

 131 
 6 F 2 S 0 8 9 7

return to the digest "Auto-supervision" screen, do the following:

 Return to the top screen of the menu by repeatedly pressing the END key.

 Press the END key to turn off the LCD.

 Press the VIEW key to display the digest screen.

Alarm Display

Alarm Display (ALM1 to ALM4)

             
        : A L M 1

The four alarm screens can be provided, and their text messages are defined by user. (For setting,
see Section 4.2.6.8) These alarms are raised by associated binary inputs.
Press the VIEW key to display other digest screens in turn including the "Metering" and "Latest
fault" screens.
To clear the Alarm Display, press RESET key. The clearing is available after displaying up to
ALM4.

4.2.2 Relay Menu

Figure 4.2.1 shows the menu hierarchy in the GRD140. The menu has five sub-menus, "Record",
"Status", "Set. (view)", "Set. (change)", and "Test". For details of the menu hierarchy, see
Appendix E.

 132 
 6 F 2 S 0 8 9 7

Menu Record F. record

E. record
D. record
Counter

Status Metering
Binary I/O
Relay element
Time sync.
Clock adjust.
LCD contrast

Set. (view) Version

Description
Comms
Record
Status
Protection
Binary I/P
Binary O/P
LED

Set. (change) Password

Description
Comms
Record
Status
Protection
Binary I/P
Binary O/P
LED

Test Switch
Binary O/P

Figure 4.2.1 Relay Menu

 133 
 6 F 2 S 0 8 9 7

Record
In the "Record" menu, the fault records event records, disturbance records and counts such as trip
count.

Status
The "Status" menu displays the power system quantities, binary input and output status, relay
measuring element status, signal source for time synchronisation (BI, RSM, IEC60870-5-103 or
SNTP), clock adjustment and LCD contrast.

Set. (view)
The "Set. (view)" menu displays the relay version, plant name and the current settings of relay
address, IP address and RS232C baud rate in communication, record, status, protection,
configurable binary inputs, configurable binary outputs and configurable LEDs.

Set. (change)
The "Set. (change)" menu is used to set or change the settings of password, plant name, relay
address, IP address and RS232C baud rate in communication, record, status, protection,
configurable binary inputs, configurable binary outputs and configurable LEDs.
Since this is an important menu and is used to set or change settings related to relay tripping, it has
password security protection.

Test
The "Test" menu is used to set testing switches and to forcibly operate binary output relays.
The "Test" menu also has password security protection.

When the LCD is off, press any key other than the VIEW and RESET keys to display the top
"MENU" screen and then proceed to the relay menus.

M E N U
 R e c o r d
 S t a t u s
 S e t . ( v i e w )
 S e t . ( c h a n g e )
 T e s t

To display the "MENU" screen when the digest screen is displayed, press the RESET key to turn
off the LCD, then press any key other than the VIEW and RESET keys.

Press the END key when the top screen is displayed to turn off the LCD.
An example of the sub-menu screen is shown below. The top line shows the hierarchical layer.
The last item is not displayed for all the screens. " " or " " displayed on the far right shows that
lower or upper lines exist.
To move the cursor downward or upward for setting or for viewing other lines not displayed on the
window, use the and keys.
/ 5 T r i p
 S c h e m e s w
 P r o t . e l e m e n t

 134 
 6 F 2 S 0 8 9 7

To return to the higher screen or move from the right side screen to the left side screen in Appendix
E, press the END key.

The CANCEL key can also be used to return to the higher screen but it must be used carefully
because it may cancel entries made so far.
To move between screens of the same hierarchical depth, first return to the higher screen and then
move to the lower screen.

4.2.3 Displaying Records

The sub-menu of "Record" is used to display fault records, event records, disturbance records and
counts such as trip count, ΣIy count and reclose count.

4.2.3.1 Displaying Fault Records

To display fault records, do the following:
 Open the top "MENU" screen by pressing any keys other than the VIEW and RESET keys.

 Select "Record" to display the "Record" sub-menu.

/ 1 R e c o r d
 F . r e c o r d
 E . r e c o r d
 D . r e c o r d
 C o u n t e r

 Select "F. record" to display the "F. record" screen.

/ 2 F . r e c o r d
 D i s p l a y
 C l e a r
 Select "Display" to display the dates and times of fault records stored in the relay from the top
in new-to-old sequence.
/ 3 F . r e c o r d

# 1 1 6 / J u l / 2 0 0 1
1 8 : 1 3 : 5 7 . 0 3 1
# 2 2 0 / M a y / 2 0 0 1
1 5 : 2 9 : 2 2 . 1 0 1
# 3 0 4 / F e b / 2 0 0 1
1 1 : 5 4 : 5 3 . 2 9 9
# 4 2 8 / J a n / 2 0 0 1
0 7 : 3 0 : 1 8 . 4 1 2
 Move the cursor to the fault record line to be displayed using the and keys and press the
ENTER key to display the details of the fault record.

 135 
 6 F 2 S 0 8 9 7

/ 4 F . r e c o r d # 1
0 1 / J a n / 2 0 0 2
1 8 : 1 3 : 5 7 . 0 3 1
O C 1 Trip element
P h a s e A B C
   .  k m (    % )
P r e f a u l t v a l u e s See Table 3.5.1 for the indicated quantities.
I a   .   k A
   .  
I b   .   k A
   .  
I c   .   k A
   .  
I e   .   k A
   .  
I s e   .    k A
   .  
I 1   .   k A
   .  
I 2   .   k A
   .  
I 0   .   k A
   .  
I 2 / I 1   .  
V a    .   k V
   .  
V b    .   k V
   .  
V c    .   k V
   .  
V e s    .   k V
   .  
V a b    .   k V
   .  
V b c    .   k V
   .  
V c a    .   k V
   .  
V 1    .   k V
   .  
V 2    .   k V
   .  
V 0    .   k V
   .  
f   .   H z
d f    .   H z / s
F a u l t v a l u e s
I a   .   k A
   .  
I b   .   k A
   .  
I c   .   k A
   .  
I e   .   k A
   .  
I s e   .    k A
   .  

 136 
 6 F 2 S 0 8 9 7

I 1   .   k A
   .  
I 2   .   k A
   .  
I 0   .   k A
   .  
I 2 / I 1   .  
T H M    .  %
V a    .   k V
   .  
V b    .   k V
   .  
V c    .   k V
   .  
V e s    .   k V
   .  
V a b    .   k V
   .  
V b c    .   k V
   .  
V c a    .   k V
   .  
V 0    .   k V
   .  
V 1    .   k V
   .  
V 2    .   k V
   .  
f   . z   H
d f    .  
/ s H z
0 1 / J a n / 2 0 0 2
1 8 : 1 3 : 5 8 .
1 0 3
A R C - S 1
0 1 / J a n / 2 0 0 2
1 8 : 1 3 : 5 9 . 0 3 1
O C 1
0 1 / J a n / 2 0 0 2
1 8 : 1 4 : 0 0 . 0 3 1
A R C - S 2
0 1 / J a n / 2 0 0 2
1 8 : 1 4 : 0 1 . 0 3 1
O C 1 , A R C - F T

The lines which are not displayed in the window can be displayed by pressing the and keys.

To clear all the fault records, do the following:

 Open the "Record" sub-menu.
 Select "F. record" to display the "F. record" screen.
 Select "Clear" to display the following confirmation screen.
C l e a r r e c o r d s ?
E N D = Y C A N C E L = N

 Press the END (= Y) key to clear all the fault records stored in non-volatile memory.
If all fault records have been cleared, the "Latest fault" screen of the digest screens is not

 137 
 6 F 2 S 0 8 9 7

displayed.
Note: When changing the units (kA/A) of primary side current with RSM100, press the "Units"
button which is indicated in the primary side screen.

4.2.3.2 Displaying Event Records

To display event records, do the following:
 Open the top "MENU" screen by pressing any keys other than the VIEW and RESET keys.

 Select "Record" to display the "Record" sub-menu.

 Select "E. record" to display the "E. record" screen.
/ 2 E . r e c o r d
 D i s p l a y
 C l e a r
 Select "Display" to display the events with date from the top in new-to-old sequence.
/ 3 E . r e c o r d

2 1 / S e p / 2 0 0 2 4 8 0
O C 1 - A t r i p O n
2 1 / S e p / 2 0 0 2 4 7 9
O C 1 - A O n
The time is displayed by pressing the key.
/ 3 E . r e c o r d

1 3 : 2 2 : 4 5 . 2 1 1
O C 1 - A t r i p O n
1 3 : 2 2 : 4 5 . 1 0 9
O C 1 - A O n
Press the key to return the screen with date.

The lines which are not displayed in the window can be displayed by pressing the and keys.

To clear all the event records, do the following:

 Open the "Record" sub-menu.
 Select "E. record" to display the "E. record" screen.
 Select "Clear" to display the following confirmation screen.
C l e a r r e c o r d s ?
E N D = Y C A N C E L = N

 Press the END (= Y) key to clear all the event records stored in non-volatile memory.

4.2.3.3 Displaying Disturbance Records

Details of disturbance records can be displayed on the PC screen only (*); the LCD displays only
the recorded date and time for all disturbances stored in the relay. They are displayed in the
following sequence.
(*) For the display on the PC screen, refer to RSM100 manual.

 138 
 6 F 2 S 0 8 9 7

 Open the top "MENU" screen by pressing any keys other than the VIEW and RESET keys.

 Select "Record" to display the "Record" sub-menu.

 Select "D. record" to display the "D. record" screen.
/ 2 D . r e c o r d
 D i s p l a y
 C l e a r
 Select "Display" to display the date and time of the disturbance records from the top in
new-to-old sequence.
/ 3 D . r e c o r d

# 1 1 6 / J u l / 2 0 0 1
1 8 : 1 3 : 5 7 . 4 0 1
# 2 2 0 / M a y / 2 0 0 1
1 5 : 2 9 : 2 2 . 3 8 8
# 3 0 4 / F e b / 2 0 0 1
1 1 : 5 4 : 5 3 . 4 4 4
# 4 2 8 / J a n / 2 0 0 1
0 7 : 3 0 : 1 8 . 8 7 6
The lines which are not displayed in the window can be displayed by pressing the and keys.

To clear all the disturbance records, do the following:

 Open the "Record" sub-menu.
 Select "D. record" to display the "D. record" screen.
 Select "Clear" to display the following confirmation screen.
C l e a r r e c o r d s ?
E N D = Y C A N C E L = N

 Press the END (= Y) key to clear all the disturbance records stored in non-volatile memory.

4.2.3.4 Displaying Counter

 Open the top "MENU" screen by pressing any keys other than the VIEW and RESET keys.

 Select "Record" to display the "Record" sub-menu.

 Select "Counter" to display the "Counter" screen.
/ 2 C o u n t e r
 D i s p l a y
 C l e a r T r i p s
 C l e a r T r i p s A (*)
 C l e a r T r i p s B (*)
 C l e a r T r i p s C (*)
 C l e a r  I ^ y A
 C l e a r  I ^ y B
 C l e a r  I ^ y C
 C l e a r A R C s
(*) Note: These settings are only available when single phase External Trip BI functions
are used. In this case, the main "Clear Trips" option is not available.
 Select "Display" to display the counts stored in the relay.

 139 
 6 F 2 S 0 8 9 7

/ 3 C o u n t e r
T r i p s     
T r i p s A      (*)
T r i p s B      (*)
T r i p s C      (*)
 I ^ y A       E 6
 I ^ y B       E 6
 I ^ y C       E 6
A R C s      
(*) Note: These settings are only available when single phase External Trip BI functions
are used. In this case, the main "Trips" option is not available.

The lines which are not displayed in the window can be displayed by pressing the and keys.

To clear each count, do the following:

 Open the "Record" sub-menu.
 Select "Counter" to display the "Counter" screen.
 Select "Clear Trips" to display the following confirmation screen.
C l e a r T r i p s ?
E N D = Y C A N C E L = N

 Select "Clear Trips A" to display the following confirmation screen.

C l e a r T r i p s A ?
E N D = Y C A N C E L = N

 Select "Clear Trips B" to display the following confirmation screen.

C l e a r T r i p s B ?
E N D = Y C A N C E L = N

 Select "Clear Trips C" to display the following confirmation screen.

C l e a r T r i p s C ?
E N D = Y C A N C E L = N

 Select "Clear  I^yA" to display the following confirmation screen.

C l e a r  I ^ y A ?
E N D = Y C A N C E L = N

 Select "Clear  I^yB" to display the following confirmation screen.

C l e a r  I ^ y B ?
E N D = Y C A N C E L = N

 Select "Clear  I^yC" to display the following confirmation screen.

C l e a r  I ^ y C ?
E N D = Y C A N C E L = N

 Select "Clear ARCs" to display the following confirmation screen.

C l e a r A R C s ?
E N D = Y C A N C E L = N

 Press the END (= Y) key to clear the count stored in non-volatile memory.

 140 
 6 F 2 S 0 8 9 7

4.2.4 Displaying the Status

From the sub-menu of "Status", the following status condition can be displayed on the LCD:
Metering data of the protected line, apparatus, etc.
Status of binary inputs and outputs
Status of measuring elements output
Status of time synchronisation source
Status of clock adjustment
Status of LCD contrast
The data are updated every second.

4.2.4.1 Displaying Metering Data

To display metering data on the LCD, do the following:
 Select "Status" on the top "MENU" screen to display the "Status" screen.
/ 1 S t a t u s
 M e t e r i n g
 B i n a r y I / O
 R e l a y e l e m e n t
 T i m e s y n c .
 C l o c k a d j u s t .
 L C D c o n t r a s t

 Select "Metering" to display the "Metering" screen.

/ 2 M e t e r i n g
 M e t e r i n g
 D e m a n d
 D i r e c t i o n

 Select "Current" to display the current power system quantities on the "Metering" screen.
/ 3 M e t e r i n g
I a   .   k A See Table 3.5.1 for the indicated quantities.

   .  
I b   .   k A
   .  
I c   .   k A
   .  
I e   .   k A
   .  
I s e     .  A
   .  
I 1   .   k A
   .  
I 2   .   k A
   .  
I 0   .   k A
   .  
I 2 / I 1   .  
T H M    .  %
V a    .   k V
   .  

 141 
 6 F 2 S 0 8 9 7

V b    .   k V
   .  
V c    .   k V
   .  
V e s    .   k V
   .  
V a b    .   k V
   .  
V b c    .   k V
   .  
V c a    .   k V
   .  
V 1    .   k V
   .  
V 2    .   k V
   .  
V 0    .   k V
   .  
f   .   H z
P F -  .   
P -       k W
Q -       k v a r
S -       k V A
If the primary side unit (A) is required, select 2(=Pri-A) on the "Metering" screen. See Section
4.2.6.6.
Note: When changing the units (kA/A) of primary side current with RSM100, press the "Units"
button which is indicated in the primary side screen.

 Select "Demand" to display the current demand on the "Metering" screen.

/ 3 D e m a n d
I a m a x   .   k A See Table 3.5.1 for the indicated quantities.

I b m a x   .   k A
I c m a x   .   k A
I e m a x   .   k A
I s e m a x   .    k A
I 2 m a x   .   k A
I 2 1 m a x   .  
P m a x -       k W
Q m a x -       k v a
S m a x -       k V A
V a m a x    .   k V
V a m i n    .   k V
V b m a x    .   k V
V b m i n    .   k V
V c m a x    .   k V
V c m i n    .   k V
V e s m a x    .   k V
V e s m i n    .   k V
V 0 m a x    .   k V
V 0 m i n    .   k V
f m a x   .   H z
f m i n   .   H z
To clear all max data, do the following:
 Press the RESET key on any max demand screen (primary or secondary) to display the

 142 
 6 F 2 S 0 8 9 7

following confirmation screen.

C l e a r m a x ?
E N D = Y C A N C E L = N

 Press the END (= Y) key to clear all max data stored in non-volatile memory.

 Select "Direction" to display the direction of a current on the "Metering" screen.

The direction of each current is displayed when the directional characteristic is selected as
follows:
Ia, Ib, Ic: [OC-DIR]= "FWD" or "REV" setting
Ie: [EF-DIR]= "FWD" or "REV" setting
Ise: [SE-DIR]= "FWD" or "REV" setting
I2: [NC-DIR]= "FWD" or "REV" setting
/ 3 D i r e c t i o n
I a F o r w a r d See Table 3.5.1 for the indicated quantities.

I b R e v e r s e
I c F o r w a r d
I e F o r w a r d
I s e F o r w a r d
I 2 _ _ _ _ _ _ _

4.2.4.2 Displaying the Status of Binary Inputs and Outputs

To display the binary input and output status, do the following:
 Select "Status" on the top "MENU" screen to display the "Status" screen.
 Select "Binary I/O" to display the binary input and output status.
For Models 110, 400 and 420:
/ 2 B i n a r y I / O
I P  0 0 0 0 0 0 0 0 
O P  0 0 0 0 0 0 0 0 
The display format is shown below.
[       ]
Input (IP) BI1 BI2 BI3 BI4 BI5 BI6 BI7 BI8
Output (OP) BO1 BO2 BO3 BO4 BO5 BO6 BO7 FAIL

Line 1 shows the binary input status. BI1 to BI8 correspond to each binary input signal. The
models 400 and 420 are not available for BI6 to BI8. For the binary input signal, see Appendix H.
The status is expressed with logical level "1" or "0" at the photo-coupler output circuit.
Line 2 shows the binary output status. All binary outputs BO1 to BO7 are configurable. The status
of these outputs is expressed with logical level "1" or "0" at the input circuit of the output relay
driver. That is, the output relay is energised when the status is "1".
For Models 401 and 421:
/ 2 B i n a r y I / O
I P  0 0 0 0 0 
O P  0 0 0 0 0 0 0 
O P 2  0 0 0 0 

 143 
 6 F 2 S 0 8 9 7

The display format is shown below.

[       ]
Input (IP) BI1 BI2 BI3 BI4 BI5 — — —
Output (OP) BO1 BO2 BO3 BO4 BO5 BO6 FAIL —
Output (OP2) HBO1 HBO2 HBO3 HBO4 — — — —

Line 1 shows the binary input status. BI1 to BI5 correspond to a binary input signal. For the binary
input signal, see Appendix F. The status is expressed with logical level "1" or "0" at the
photo-coupler output circuit.
Lines 2 and 3 show the binary output statuses. BO1 to BO6 of line 2 corresponding to the binary
outputs are a normal auxiliary relay, which are configurable. FAIL of line 3 corresponds to the
relay failure output. HBO1 to HBO4 of line 3 are a high-speed auxiliary relay, which are
configurable. The status of these outputs is expressed with logical level "1" or "0" at the input
circuit of the output relay driver. That is, the output relay is energised when the status is "1".
To display all the lines, press the and keys.

4.2.4.3 Displaying the Status of Measuring Elements

To display the status of measuring elements on the LCD, do the following:
 Select "Status" on the top "MENU" screen to display the "Status" screen.
 Select 3 "Ry element" to display the status of the relay elements.
/ 2 R y e l e m e n t
O C # 1 [ 0 0 0 0 0 0 0 0 0 ]
O C # 2 [ 0 0 0 ]
E F [ 0 0 0 0 ]
S E F [ 0 0 0 0 ]
N O C [ 0 0 ]
U C [ 0 0 0 0 0 0 ]
T H M [ 0 0 ]
B C D [ 0 ]
C B F [ 0 0 0 ]
I C D [ 0 0 0 ]
C L P [ 0 0 0 0 ]
O V # 1 [ 0 0 0 0 0 0 0 0 0 ]
O V # 2 [ 0 0 0 ]
U V # 1 [ 0 0 0 0 0 0 0 0 0 ]
U V # 2 [ 0 0 0 ]
Z O V [ 0 0 ]
N O V [ 0 0 ]
F R Q [ 0 0 0 0 ]
A R C [ 0 0 0 0 0 ]
The displayed elements depend on relay model. (See Table 1.1.1 in Section 1.)

The operation status of phase and residual overcurrent elements are shown as below.
[        ]
OC#1 OC1-A OC1-B OC1-C OC2-A OC2-B OC2-C OC3-A OC3-B OC3-C OC elements
OC#2 OC4-A OC4-B OC4-C OC elements
EF EF1 EF2 EF3 EF4 EF elements
SEF SEF1 SEF2 SEF3 SEF4 SEF elements

 144 
 6 F 2 S 0 8 9 7

[        ]
NOC NOC1 NOC2 NOC elements
UC UC1-A UC1-B UC1-C UC2-A UC2-B UC2-C UC elements
THM Alarm Trip THM element
BCD BCD BCD element
CBF CBF-A CBF-B CBF-C CBF element
ICD ICD-A ICD-B ICD-C ICD element
CLP 0 1 2 3 Cold Load state
OV#1 OV1-A OV1-B OV1-C OV2-A OV2-B OV2-C OV3-A OV3-B OV3-C OV elements
OV#2 OV4-A OV4-B OV4-C OV elements
UV#1 UV1-A UV1-B UV1-C UV2-A UV2-B UV2-C UV3-A UV3-B UV3-C UV elements
UV#2 UV4-A UV4-B UV4-C UV elements
ZOV ZOV1 ZOV2 ZOV elements
NOV NOV1 NOV2 NOV elements
FRQ FRQ1 FRQ2 FRQ3 FRQ4 FRQ elements
ARC OVB UVB SYN OVL UVL ARC elements

The status of each element is expressed with logical level "1" or "0". Status "1" means the element
is in operation.

4.2.4.4 Displaying the Status of the Time Synchronisation Source

The internal clock of the GRD140 can be synchronised with external clocks such as the binary
input signal clock, IEC60870-5-103 or SNTP server. To display on the LCD whether these clocks
are active (=Act.) or inactive (=Inact.) and which clock the relay is synchronised with, do the
following:
 Select "Status" on the top "MENU" screen to display the "Status" screen.
 Select "Time sync." to display the status of time synchronisation sources.
/ 2 T i m e s y n c .
B I : A c t .
I R I G : I n a c t .
I E C : I n a c t .
 S N T P : A c t . ( S r v 1 )
The asterisk on the far left shows that the internal clock is synchronised with the marked source
clock. If the marked source clock is inactive, the internal clock runs locally.
Note: If the Binary input signal has not been detected for one hour or more after the last detection, the
status becomes "inactive".
For details of the setting time synchronisation, see Section 4.2.6.6.

4.2.4.5 Clock Adjustment

To adjust the clock when the internal clock is running locally, do the following:
 Select "Status" on the top "MENU" screen to display the "Status" screen.
 Select "Clock adjust." to display the setting screen.
/ 2 1 2 / N o v / 2 0 0 1
2 2 : 5 6 : 1 9 L o c Loc:Local, BI:BI, IRI:IRIG-B, IEC:IEC103, SNT:SNTP

 145 
 6 F 2 S 0 8 9 7

M i n u t e
5 6 _
H o u r
2 2
D a y
1 2
M o n t h
1 1
Y e a r
2 0 0 1
Line 1 and 2 show the current date and time. The time can be adjusted only when the clock is
running locally. When [BI], [IRI], [IEC], [SNT] or [RSM] is active, the adjustment is invalid.
 Enter a numerical value for each item and press the ENTER key. For details to enter a
numerical value, see 4.2.6.1.
 Press the END key to adjust the internal clock to the set hours without fractions and return to
the previous screen.
If a date which does not exist in the calendar is set and END is pressed, "**** Error ****" is
displayed on the top line and the adjustment is discarded. Return to the normal screen by pressing
the CANCEL key and adjust again.

4.2.4.6 LCD Contrast

To adjust the contrast of LCD screen, do the following:
 Select "Status" on the top "MENU" screen to display the "Status" screen.
 Select "LCD contrast" to display the setting screen.
/ 2 L C D c o n t r a s t

 Press the or key to adjust the contrast. The characters on the screen become thin by
pressing the key and deep by pressing the key.

4.2.5 Viewing the Settings

The sub-menu "Set. (view)" is used to view the settings made using the sub-menu "Set. (change)".
The following items are displayed:
Relay version
Description
Communication (Relay address, IP address and baud rate in the RSM or IEC60870-5-103)
Record setting
Status setting
Protection setting
Binary input setting
Binary output setting
LED setting

 146 
 6 F 2 S 0 8 9 7

Enter an item on the LCD to display each item as described in the previous sections.

4.2.5.1 Relay Version

To view the relay version, do the following.
 Press the "Set.(view)" on the main menu.
/ 1 S e t . ( v i e w )
 V e r s i o n
 D e s c r i p t i o n
 C o m m s
 R e c o r d
 S t a t u s
 P r o t e c t i o n
 B i n a r y I / P
 B i n a r y O / P
 L E D

 Press the "Version" on the "Set.(view)" menu.

/ 2 V e r s i o n
 R e l a y t y p e
 S e r i a l N o .
 S o f t w a r e

 Select "Relay type" to display the relay type form and model number.
G R D 1 4 0 - 4 0 0 D - 1 0
- A 0

 Select "Serial number" to display the relay manufacturing number.

 Select "Software" to display the relay software type form and version.
 M a i n s o f t w a r e
G S P D M 1 - 0 4 - 
 I E C 6 1 8 5 0 e n g .
G      -   - 
 P L C d a t a
P G R D 1 4 0 D    
(         )
 I E C 1 0 3 d a t a
I G R D 1 4 0 D    
(         )
 I E C 6 1 8 5 0 d a t a
X G R D 1 4 0 D    
(         )
 G O O S E s u b s c .
Y G R Z 1 0 0 D    
(         )

4.2.5.2 Settings
The "Description", "Comms", "Record", "Status", "Protection", "Binary I/P", "Binary O/P" and
"LED" screens display the current settings input using the "Set. (change)" sub-menu.

 147 
 6 F 2 S 0 8 9 7

4.2.6 Changing the Settings

The "Set. (change)" sub-menu is used to make or change settings for the following items:
Password
Description
Communication (Relay address, IP address and baud rate in the RSM or IEC60870-5-103)
Recording setting
Status setting
Protection setting
Binary input setting
Binary output setting
LED setting
All of the above settings except the password can be seen using the "Set. (view)" sub-menu.

CAUTION
Modification of settings : Care should be taken when modifying settings for "active group",
"scheme switch" and "protection element" in the "Protection" menu. Dependencies exist between
the settings in the various menus, with settings in one menu becoming active (or inactive)
depending on the selection made in another menu. Therefore, it is recommended that all necessary
settings changes be made while the circuit breaker tripping circuit is disconnected.
Alternatively, if it is necessary to make settings changes with the tripping circuit active, then it is
recommended to enter the new settings into a different settings group, and then change the "active
group" setting, thus ensuring that all new settings become valid simultaneously.

4.2.6.1 Setting Method

There are three setting methods as follows:
- To enter a selected item
- To enter a text string
- To enter numerical values

To enter a selected item

If a screen as shown below is displayed, perform setting as follows.
The cursor can be moved to upper or lower lines within the screen by pressing the and keys.
If setting (change) is not required, skip the line with the and keys.
/ 1 S e t . ( c h a n g e)
 P a s s w o r d
 D e s c r i p t i o n
 C o m m s
 R e c o r d
 S t a t u s
 P r o t e c t i o n
 B i n a r y I / P
 B i n a r y O / P
 L E D

 148 
 6 F 2 S 0 8 9 7

 Move the cursor to a setting item.

 Press the ENTER key.

To enter a text string

Texts strings are entered under "Plant name" or "Description" screen.
/ 2 D e s c r i p t i o n
 P l a n t n a m e
 D e s c r i p t i o n

To select a character, use keys , , and to move blinking cursor down, up, left and right. "
 " and "  " on each of lines 4, 8 and 10 indicate a space and backspace, respectively. A
maximum of 22 characters can be entered.
_
A B C D E F G
H I J K L M N
O P Q R S T U
V W X Y Z 
a b c d e f g
h i j k l m n
o p q r s t u
v w x y z 
0 1 2 3 4 5 6
7 8 9 
( )   @_ {
}  /    
 ! “ # $ %&
‘ : ; , . ˆ `

 Set the cursor position in the bracket by selecting "" or "" and pressing the ENTER key.

 Move the blinking cursor to a selecting character.

 Press the ENTER key to enter the blinking character at the cursor position in the brackets.

 Press the END key to confirm the entry and return to the upper screen.

To correct the entered character, do either of the following:

 Discard the character by selecting "" and pressing the ENTER key and enter the new
character.
 Discard the whole entry by pressing the CANCEL key and restart the entry from the first.

To enter numerical values

When the screen shown below is displayed, perform setting as follows:
The number to the left of the cursor shows the current setting or default setting set at shipment. The
cursor can be moved to upper or lower lines within the screen by pressing the and keys. If
setting (change) is not required, skip the line with the and keys.
/ 4 T i m e / s t a r t e r

T i m e s
2 . 0 _
O C A

 149 
 6 F 2 S 0 8 9 7

2 . 0 0
E F A
0 . 6 0
S E F A
0 . 2 0 0
N C A
0 . 4 0
O V V
1 2 0 . 0
U V V
6 0 . 0
Z O V V
2 0 . 0
N O V V
2 0 . 0
 Move the cursor to a setting line.
 Press the or key to set a desired value. The value is up or down by pressing the or
key.
 Press the ENTER key to enter the value.

 After completing the setting on the screen, press the END key to return to the upper screen.
To correct the entered numerical value, do the following.
 If it is before pressing the ENTER key, press the CANCEL key and enter the new
numerical value.
 If it is after pressing the ENTER key, move the cursor to the correcting line by pressing the
and keys and enter the new numerical value.
Note: If the CANCEL key is pressed after any entry is confirmed by pressing the ENTER key, all
the entries made so far on the screen concerned are canceled and screen returns to the upper
one.

To complete the setting

Enter after making entries on each setting screen by pressing the ENTER key, the new settings
are not yet used for operation, though stored in the memory. To validate the new settings, take the
following steps.
 Press the END key to return to the upper screen. Repeat this until the confirmation screen
shown below is displayed. The confirmation screen is displayed just before returning to the
"Set. (change)" sub-menu.
C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 When the screen is displayed, press the ENTER key to start operation using the new settings,
or press the CANCEL key to correct or cancel entries. In the latter case, the screen turns back
to the setting screen to enable re-entries. Press the CANCEL key to cancel entries made so far
and to turn to the "Set. (change)" sub-menu.

4.2.6.2 Password
For the sake of security of Setting changes and Testing, password protection can be set as follows:

 150 
 6 F 2 S 0 8 9 7

 Select "Set. (change)" on the main "MENU" screen to display the "Setting change" screen.
 Select "Password" to display the "Password" screen.
/ 2 P a s s w o r d
 S e t t i n g
 T e s t

 Select "Setting" to set the password for the setting change.

 Enter a 4-digit number within the brackets after "Input" and press the ENTER key.

I n p u t  _ 
1 2 3 4 5 6 7 8 9 0 

 For confirmation, enter the same 4-digit number in the brackets after "Retype".
R e t y p e  _ 
1 2 3 4 5 6 7 8 9 0 

 Press the END key to display the confirmation screen. If the retyped number is different from
that first entered, the following message is displayed on the bottom of the "Password" screen
before returning to the upper screen.
"Unmatch passwd!"
Re-entry is then requested.

 Select "Test" to set the password for the test.

Set the password the same manner as that of the "Setting" above.

Password trap
After the password has been set, the password must be entered in order to enter the setting change
screens.
If "Set. (change)" or "Test" is entered on the top "MENU" screen, the password trap screen
"Password" is displayed. If the password is not entered correctly, it is not possible to move to the
"Setting (change)" or "Test" sub-menu screens.
P a s s w o r d  _ 
1 2 3 4 5 6 7 8 9 0 

Canceling or changing the password

To cancel the password protection, enter "0000" in the two brackets on the "Password" screen. The
"Set. (change)" screen is then displayed without having to enter a password.
The password can be changed by entering a new 4-digit number on the "Password" screen in the
same way as the first password setting.

If you forget the password

Press CANCEL and RESET keys together for one second on the top "MENU" screen. The
screen goes off, and the password protection of the GRD140 is canceled. Set the password again.

4.2.6.3 Plant Name

To enter the plant name and other data, do the following. These data are attached to records.

 151 
 6 F 2 S 0 8 9 7

 Select "Set. (change)" on the main "MENU" screen to display the " Set. (change)" screen.
 Select "Description" to display the "Description" screen.
/ 2 D e s c r i p t i o n
 P l a n t n a m e
 D e s c r i p t i o n
 A l a r m 1 T e x t
 A l a r m 2 T e x t
 A l a r m 3 T e x t
 A l a r m 4 T e x t

 To enter the plant name, select "Plant name" on the "Description" screen.
 To enter special items, select "Description" on the "Description" screen.
 To enter the name for Alarm, select "Alarm" on the "Description" screen.
_
A B C D E F G
H I J K L M N
O P Q R S T U
V W X Y Z 
a b c d e f g
h i j k l m n
o p q r s t u
v w x y z 
0 1 2 3 4 5 6
7 8 9 
( )   @_ {
}  /    
 ! “ # $ %&
‘ : ; , . ˆ `
 Enter the text string (up to 22 characters) according to the text setting method.

4.2.6.4 Communication
If the relay is linked with RSM (relay setting and monitoring system) or IEC60870-5-103
communication or Ethernet LAN, the relay address must be set. Do this as follows:
 Select "Set. (change)" on the main "MENU" screen to display the "Set. (change)" screen.
 Select "Comms" to display the "Comms" screen.
/ 2 C o m m s .
 A d d r . / P a r a m .
 S w i t c h
 Select "Addr./Param." on the "Comms" screen to enter the relay address number.
/ 3 A d d r . / P a r a m

I E C
2 _
S Y A D J
0
I P 1 - 1
1 9 2
I P 1 - 2
1 6 8

 152 
 6 F 2 S 0 8 9 7

I P 1 - 3
1 9
I P 1 - 4
1 7 2
S M 1 - 1
2 5 5
S M 1 - 2
2 5 5
S M 1 - 3
2 5 5
S M 1 - 4
0
G W1 - 1
1 9 2
G W1 - 2
1 6 8
G W1 - 3
1 9
G W 1 - 4
1
:
:
S I 4 - 1
0
S I 4 - 2
0
S I 4 - 3
0
S I 4 - 4
0
S M O D E
0
D E A D T m i n
1 2 0
G O I N T s
6 0
P G 1 - 1
0
P G 1 - 2
0
P G 1 - 3
0
P G 1 - 4
0
P G 2 - 1
0
P G 2 - 2
0
P G 2 - 3
0
P G 2 - 4
0
 Enter the address number on "IEC" column for IEC60870-5-103 and the compensation value
on "SYADJ" column for adjustment of time synchronization of protocol used (: lags the time,
+: leads the time).
Enter IP address for IP1-1 to IP1-4, Subnet mask for SM1-1 to SM1-4, Default gateway for
GW1-1 to GW1-4, and SNTP server address for SI1-1 to SI4-4. Four SNTP servers are

 153 
 6 F 2 S 0 8 9 7

available.
Enter "0" or "1" on "SMODE" column to set the standard time synchronized mode for SNTP
server. Using low accuracy level of time server, synchronized compensation to maintain
synchronization accuracy may not be done automatically. Therefore enter "1", and
synchronized compensation is done forcibly. The default setting is "0".
Enter the time on "GOINT" to set the maximum GOOSE message publishing term if GOOSE
message receive checked. Enter the time on "DEADT" to set the Keep Alive time.
Enter the IP address of the device for PG1-1 to PG1-4 if Ping response is checked.
IP address: , , , 
IP1-1 IP1-2 IP1-3 IP1-4
SM1-1 to SM1-4, GW1-1 to GW1-4, SI1-1 to SI4-4, PG1-1 to PG1-4: same as above.
 Press the ENTER key.

CAUTION: Do not overlap the relay address number.

 Select "Switch" on the "Comms" screen to select the protocol and transmission speed (baud
rate), etc., of the RSM or IEC60870-5-103 or IEC61850.
/ 3 S w i t c h .

2 3 2 C 0
9 . 6 / 1 9 . 2 / 5 7 . 6
I E C B R 1
9 . 6 / 1 9 . 2
I E C B L K 0
N o r m a l / B l o c k e d
8 5 0 B L K 0
N o r m a l / B l o c k e d
8 5 0 A U T 0
O f f / O n
T S T M O D 0
O f f / O n
G S E C H K
O f f / O n
P I N G C H K
O f f / O n

 Select the number and press the ENTER key.

<232C>
This line is to select the RS-232C baud rate when the RSM system applied.
Note: default setting of the 232C is 9.6kbps. The 57.6kbps setting, if possible, is recommended to
serve user for comfortable operation. The setting of RSM100 is also set to the same baud rate.

<IECBR>
This line is to select the baud rate when the IEC60870-5-103 system applied.

<IECBLK>
Select 2 (=Blocked) to block the monitor direction for IEC60870-5-103 communication. When
using the IEC60870-5-103 communication, select 1 (=Normal).

<850BLK>
Select 2 (=Blocked) to block the monitor direction for IEC61850 communication. When using the

 154 
 6 F 2 S 0 8 9 7

IEC61850 communication, select 1 (=Normal).

<850AUT>
With IEC61850 communication, GRD140 provides access restriction which permits a client
access only if an authentication parameter matches with a valid parameter (password). The
password is a 4-digit number shared with RSM100.
Select 1 (=On) to use the authentication function.

<TSTMOD>
Select 1 (=On) to set the test mode in IEC61850 communication.

<GSECHK>
This function is to alarm if any one of the GOOSE messages written in a GOOSE subscribe file
cannot be received.
Select 1 (=On) to execute a GOOSE receive check for IEC61850 communication.

<PINGCHK>
This function is to check the health of the network by regularly sending a ‘Ping’ to IP address
which is set on PG-.
Select 1 (=On) to execute a ‘Ping’ response check.

4.2.6.5 Setting the Recording function

To set the recording function as described in Section 4.2.3, do the following:
 Select "Set. (change)" on the main "MENU" screen to display the "Set. (change)" screen.
 Select "Record" to display the "Record " screen.
/ 2 R e c o r d
 F . r e c o r d
 E . r e c o r d
 D . r e c o r d
 C o u n t e r

Setting the fault recording

 Select "F. record" to display the "F. record" screen.
/ 3 F . r e c o r d

F L 0 _
O f f / O n
 Enter 1 to enable the fault locator. If to disable the fault locator, enter 0.

Setting the event recording

 Select "E. record" to display the "E. record" screen.
/ 3 E . r e c o r d

B I T R N
1 0 0 _
E V 1
3 0 0 1 _

 155 
 6 F 2 S 0 8 9 7

E V 2
3 0 0 2 _
E V 3
3 0 0 3 _
:
:
E V 1 2 7
3 1 2 7 _
E V 1 2 8
3 1 2 8 _
<BITRN>
Enter the number of event to record the status change both to "On" and "Off". If 20 is entered, both
status change is recorded for EV1 to EV20 events and only the status change to "On" is recorded
for EV21 to EV128 events.

<EV>
Enter the signal number in Appendix C to record as the event. It is recommended that this setting
can be performed by RSM100 because the signal name cannot be entered by LCD screen. (Refer
to Section 3.4.2.)

Setting the disturbance recording

 Select "D. record" to display the "D. record" screen.
/ 3 D . r e c o r d
 T i m e / s t a r t e r
 S c h e m e s w
 B i n a r y s i g .

 Select "Time/starter" to display the "Time/starter" screen.

/ 4 T i m e / s t a r t e r

T i m e s
2 . 0 _
O C A
2 . 0 0
E F A
0 . 6 0
S E F A
0 . 2 0 0
N O C A
0 . 4 0
O V V
1 2 0 . 0
U V V
6 0 . 0
Z O V V
2 0 . 0
N O V V
2 0 . 0
 Enter the recording time and starter element settings.
To set each starter to use or not to use, do the following:
 Select "Scheme sw" on the "D. record" screen to display the "Scheme sw" screen.

 156 
 6 F 2 S 0 8 9 7

/ 4 S c h e m e s w

T r i p 1 _
O f f / O n
O C 1
O f f / O n
E F 1
O f f / O n
S E F 1
O f f / O n
N O C 1
O f f / O n
O V 1
O f f / O n
U V 1
O f f / O n
Z O V 1
O f f / O n
N O V 1
O f f / O n
 Enter 1 to use as a starter. If not to be used as a starter, enter 0.
To set each signal number to record binary signals, do the following:
 Select "Binary sig." on the "D. record" screen to display the "Binary sig." screen.
/ 4 B i n a r y s i g .

S I G 1
3 0 0 1 _
S I G 2
3 0 0 2
S I G 3
3 0 0 3
S I G 3 2
3 0 3 2
 Enter the signal number to record binary signals in Appendix C.

Setting the counter

 Select "Counter" to display the "Counter" screen.
/ 3 C o u n t e r
 S c h e m e s w
 A l a r m s e t
To set each counter to use or not to use, do the following:
 Select "Scheme sw" on the "Counter" screen to display the "Scheme sw" screen.
/ 4 S c h e m e s w

T C S P E N 0 _
O f f / O n / O p t - O n
C B S M E N 0
O f f / O n
T C A E N 0
O f f / O n

 157 
 6 F 2 S 0 8 9 7

 I y A E N 0
O f f / O n
O P T A E N 0
O f f / O n
 Enter 1 to use as a counter. If not to be used as a counter, enter 0.
To set threshold setting, do the following:
 Select "Alarm set" on the "Counter" screen to display the "Alarm set" screen.
/ 4 A l a r m s e t

T C L A M
1 0 0 0 0 _
 I A y L M E 6
1 0 0 0 0
Y V L A U E
2 . 0
O P T A L M m s
1 0 0 0
 Enter the threshold settings.

4.2.6.6 Status
To set the status display described in Section 4.2.4, do the following:
Select "Status" on the "Set. (change)" sub-menu to display the "Status" screen.
/ 2 S t a t u s
 M e t e r i n g
 T i m e s y n c .
 T i m e z o n e

Setting the metering

 Select "Metering" to display the "Metering" screen.
/ 3 M e t e r i n g

D i s p l a y 0 _
P r i / S e c / P r i - A
P o w e r 0
S e n d / R e c e i v e
C u r r e n t 1
L a g / L e a d
 Enter 0 or 1 or 2 for Display.
Enter 0(=Pri) to display the primary side current in kilo-amperes(kA).
Enter 1(=Sec) to display the secondary side current.
Enter 2(=Pri-A) to display the primary side current in amperes(A).
 Enter 0(=Send) or 1(=Receive) for Power, and 0(=Lag) or 1(=Lead) for Current, and press the
ENTER key.

Note: Power and Current setting

 158 
 6 F 2 S 0 8 9 7

Active Power Display

Power setting=1(Send) Power setting=2(Receive)

－ ＋ ＋ －
V V

I I
－ ＋ ＋ －
Reactive Power Display
Current setting=1(Lag) Current setting=2(Lead)

＋ ＋ － －
V V

I I
－ － ＋ ＋

Setting the time synchronization

The calendar clock can run locally or be synchronized with the binary input signal, RSM clock, or
by an IEC60870-5-103. This is selected by setting as follows.
 Select "Time sync" to display the "Time sync" screen.
/ 3 T i m e s y n c .

T i m e s y n c 0 _
O f / B I / I R I / I E C / S N

 Enter 0, 1, 2, 3 or 4 and press the ENTER key.

Enter 0(=of) not to be synchronized with any external signals.
Enter 1(=BI) to be synchronized with the binary input signal.
Enter 2(=IRI) to be synchronized with IRIG-B time signal.
Enter 3(=IEC) to be synchronized with IEC60870-5-103.
Enter 4(=SN) to be synchronized with SNTP.
Note: When selecting BI, IRIG-B, IEC60870-5-103 or SNTP, check that they are active on the
"Status" screen in "Status" sub-menu.
If BI is selected, the BI command trigger setting should be “None” because event records will
become full soon. (See Section 4.2.6.5.)
If it is set to an inactive BI, IRIG-B, IEC60870-5-103 or SNTP, the calendar clock runs locally.

Setting the time zone

When the calendar clock is synchronized with the IRIG-B time standard, it is possible to transform
GMT to the local time.
 Select "Time zone" to display the "Time zone" screen.
/ 3 T i m e z o n e

G M T h r s
+ 9 _
G M T m M i n
+ 0

 159 
 6 F 2 S 0 8 9 7

 Enter the difference between GMT and local time. Enter numerical values to GMT (hrs) and
GMTm (min), and press the ENTER key.

4.2.6.7 Protection
The GRD140 can have 8 setting groups for protection in order to accommodate changes in the
operation of the power system, one setting group is assigned active. To set the protection, do the
following:
 Select "Protection" on the "Set. (change)" screen to display the "Protection" screen.
/ 2 P r o t e c t i o n
 C h a n g e a c t . g p .
 C h a n g e s e t .
 C o p y g p .

Changing the active group

 Select "Change act. gp." to display the "Change act. gp." screen.
/ 3 C h a n g e a c t .
g p .
A c t i v e g p . 1 _

 Enter the group number and press the ENTER key.

Changing the settings

Almost all the setting items have default values that are set when the product is shipped. For the
default values, see Appendix H. To change the settings, do the following:
 Select "Change set." to display the "Act gp.= *" screen.
/ 3 A c t g p . = 
 C o m m o n
 G r o u p 1
 G r o u p 2
 G r o u p 3
 G r o u p 4
 G r o u p 5
 G r o u p 6
 G r o u p 7
 G r o u p 8

Changing the Common settings

 Select "Common" to set the current and voltage input state and input imbalance monitoring for
GRD140-40 and -42 and press the ENTER key.

/ 4 C o m m o n

A P P L C T 1 _
O f f / 3 P / 2 P / 1 P
A P P L V T 1
O f f / O n P
A P P L V E S
O f f / V e / V s
C T F E N 0
O f f / O n / O P T - O n

 160 
 6 F 2 S 0 8 9 7

V T F 1 E N 0
O f f / O n / O P T - O n
V T F 2 E N 0
O f f / O n / O P T - O n
C T S V E N 2
O f f / A L M & B L K / A L M
V 0 S V E N 2
O f f / A L M & B L K / A L M
V 2 S V E N 2
O f f / A L M & B L K / A L M
A O L E D 1
O f f / O n
<APPLCT>
 Enter 0(=Off: not used), 1(=3P: 3 phase), 2(=2P: 2 phase) or 3(=1P: 1 pole) to set the current
input state and press the ENTER key.

<APPLVT>
 Enter 0(=Off: not used) or 1(=On: used) and press the ENTER key.

<APPLVES>
 Enter 0(=Off: not used), 1(=Ve: used zero-sequence voltage is input directly) or 2(=Vs: used
voltage for synchronism check) and press the ENTER key.

AOLED
This switch is used to control the “TRIP” LED lighting when an alarm element outputs.
 Enter 1 (=On) to light the “TRIP” LED when an alarm element outputs, and press the ENTER
key. If not, enter 0 (=Off) and press the ENTER key.

CTFEN, VTF1EN, VTF2EN

To set CT failure function and VT failure function enable, do the following.
 Enter 0(=Off) or 1(=On) or 2(=OPT-On) by pressing the or key and press the ENTER
key.

 CTSVEN, V0SVEN, V2SVEN

To set AC input imbalance supervision enable, do the following.
 Enter 0(=Off) or 1(=ALM&BLK) or 2(=ALM) by pressing the or key and press the
ENTER key.

Changing the Group settings

 Select the "Group" on the "Act gp.= *" screen to change the settings and press the ENTER
key.
/ 4 G r o u p 
 P a r a m e t e r
 T r i p
 A R C

 161 
 6 F 2 S 0 8 9 7

Setting the parameter

Enter the line name, the CT/VT ratio and the fault locator as follows:
 Select "Parameter" on the "Group " screen to display the "Parameter" screen.
/ 5 P a r a m e t e r
 L i n e n a m e
 C T / V T r a t i o
 F a u l t L o c .

 Select "Line name" to display the "Line name" screen.

 Enter the line name as a text string and press the EN D key.
 Select "CT/VT ratio" to display the "CT/VT ratio" screen.
/ 6 C T / V T r a t i o

O C C T
4 0 0 _
E F C T
4 0 0
S E F C T
4 0 0
P V T
1 0 0
V E S V T for Ve or Vs
1 0 0
Note: The "CT/VT ratio" screen depends on the APPLCT and APPLVT setting.

 Enter the CT/VT ratio and press the ENTER key.

 Select "Fault Locator" to display the "Fault Locator" screen.
/ 6 F a u l t L o c .

X 1 
1 0 . 0 _
X 0 
3 4 . 0
R 1 
1 . 0
R 0 
3 . 5
K a b %
1 0 0
K b c %
1 0 0
K c a %
1 0 0
K a %
1 0 0
K b %
1 0 0
K c %
1 0 0
L I N E k m
5 0 . 0

 Enter the setting value and press the ENTER key.

 162 
 6 F 2 S 0 8 9 7

Setting the trip function

To set the scheme switches and protection elements, do the following.
 Select "Trip" on the "Group " screen to display the "Trip" screen.
/ 5 T r i p
 S c h e m e s w
 P r o t . e l e m e n t

Setting the scheme switch

 Select "Scheme sw" on the "Trip" screen to display the "Scheme sw" screen.
/ 6 S c h e m e s w
 A p p l i c a t i o n
 O C
 E F
 S E F
 N O C
 M i s c
 C o l d L o a d
 O V
 U V
 Z O V
 N O V
 F R Q

Setting the application

To set the application setting, do the following.
 Select "Application" on the " Scheme sw" screen to display the "Application" screen.
/ 7 A p p l i c a t i o n

M O C 1 0 _
D / I E C / I E E E / U S / C
M O C 2 0 _
D / I E C / I E E E / U S / C
M E F 1 0
D / I E C / I E E E / U S / C
M E F 2 0
D / I E C / I E E E / U S / C
M S E 1 0
D / I E C / I E E E / U S / C
M S E 2 0
D / I E C / I E E E / U S / C
M N C 1 0 _
D / I E C / I E E E / U S / C
M N C 2 0 _
D / I E C / I E E E / U S / C

MOC1, 2, MEF1, 2, MSE1, 2, <MNC1, 2>

To set the OC1, OC2, EF1, EF2, SEF1, SEF2, NOC1 and NOC2 time delay characteristic type, do
the following.
 Enter 0(=D: DT) or 1(=IEC) or 2(=IEEE) or 3(=US) or 4(=C: CON) and press the ENTER
key.

 163 
 6 F 2 S 0 8 9 7

Setting the OC protection

The settings for the OC protection are as follows:
 Select "OC" on the "Scheme sw" screen to display the "OC" screen.
/ 7 O C

O C 1 E N 1 _
O f f / O n
O C 1 - D I R 0
F W D / R E V / N O N
M O C 1 C - I E C 0 This setting is displayed if [MOC1] is 1(=IEC).
N I / V I / E I / L T I
M O C 1 C - I E E E 0 This setting is displayed if [MOC1] is 2(=IEEE).
M I / V I / E I
M O C 1 C - U S 0 This setting is displayed if [MOC1] is 3(=US).
C O 2 / C O 8
O C 1 R 0
D E F / D E P
O C 1 - 2 F
N A / B l o c k
V T F - O C 1 B L K 0
O f f / O n
O C 2 E N 0
O f f / O
n
O C 2 - D
I R 0
F W D / R
E V / N O N
:
:
V T F - O C 2 B L K 0
O f f / O n
O C 3 E N 0
O f f / O n
O C 3 - D I R 0
F W D / R E V / N O N
O C 3 - 2 F
N A / B l o c k
V T F - O C 3 B L K 0
O f f / O n
O C 4 E N 0
O f f / O n
:
:
V T F - O C 4 B L K 0
O f f / O n
O C T P 0
3 P O R / 2 O U T O F 3

OCEN
 Enter 1(=On) to enable the OC and press the ENTER key. If disabling the OC, enter
0(=Off) and press the ENTER key.

OC-DIR
To set the OC directional characteristic, do the following.
 Enter 0(=FWD) or 1(=REV) or 2(=NON) and press the ENTER key.

 164 
 6 F 2 S 0 8 9 7

MOC1C, <MOC2C>
To set the OC1 and OC2 Inverse Curve Type, do the following.
 If [MOC] is 1(=IEC), enter 0(=NI) or 1(=VI) or 2(=EI) or 3(=LTI) and press the ENTER
key.
 If [MOC] is 2(=IEEE), enter 0(=MI) or 1(=VI) or 2(=EI) and press the ENTER key.

 If [MOC] is 3(=US), enter 0(=CO2) or 1(=CO8) and press the ENTER key.

OC1R, <OC2R>
To set the Reset Characteristic, do the following.
 If [MOC] is 2(=IEEE) or 3(=US), enter 0(=DEF) or 1(=DEP) and press the ENTER key.

OC1-2F, OC2-2F, OC3-2F, OC4-2F

 Enter 1(=Block) to block the OC1, OC2, OC3 and OC4 against the inrush current, and press
the ENTER key.

VTF-OCBLK
To set the VTF block enable of OC, do the following.
 Enter 1(=On) to enable "Trip block" by the VTF function and press the ENTER key. If
disabling it, enter 0(=Off) and press the ENTER key.

OCTP
To set the trip mode, do the following.
 Enter 0(=3POR) or 1(=2OUTOF3) and press the ENTER key. If the “2OUTOF3” selected,
the trip signal is not issued when only one phase element operates.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Scheme sw" screen.

Setting the EF protection

The settings for the EF protection are as follows:
 Select the "EF" on the "Scheme sw" screen to display the "EF" screen.
/ 7 E F

E F 1 E N 1 _
O f f / O n / P O P
E F 1 - D I R 0
F W D / R E V / N O N
M E F 1 C - I E C 0 This setting is displayed if [MEF1] is 1(=IEC).
N I / V I / E I / L T I
M E F 1 C - I E E E 0 This setting is displayed if [MEF1] is 2(=IEEE).
M I / V I / E I
M E F 1 C - U S 0 This setting is displayed if [MEF1] is 3(=US).

 165 
 6 F 2 S 0 8 9 7

C O 2 / C O 8
E F 1 R 0
D E F / D E P
E F 1 - 2 F
N A / B l o c k
C T F - E F 1 B L K 0
O f f / O n
V T F - E F 1 B L K 0
O f f / O n
E F 2 E N 0
O f f / O n / P O P
E F 2 - D I R 0
F W D / R E V / N O N
:
:
C T F - E F 2 B L K 0
O f f / O n
V T F - E F 2 B L K 0
O f f / O n
E F 3 E N 0
O f f / O n / P O P
E F 3 - D I R 0
F W D / R E V / N O N
E F 3 - 2 F
N A / B l o c k
C T F - E F 3 B L K 0
O f f / O n
V T F - E F 3 B L K 0
O f f / O n
E F 4 E N 0
O f f / O n
:
:
V T F - E F 4 B L K 0
O f f / O n
C U R R E V 0
O f f / 1 / 2 / 3 / 4

EFEN
 Enter 1(=On) to use an earth fault protection or enter 2(=POP) to use the directional earth fault
command protection (POP scheme), and press the ENTER key. If disabling the EF, enter
0(=Off) and press the ENTER key.

EF-DIR
To set the EF directional characteristic, do the following.
 Enter 0(=FWD) or 1(=REV) or 2(=NON) and press the ENTER key.

MEF1C, <MEF2C>
To set the EF1 and EF2 Inverse Curve Type, do the following.
 If [MEF] is 1(=IEC), enter 0(=NI) or 1(=VI) or 2(=EI) or 3(=LTI) and press the ENTER
key.
 If [MEF] is 2(=IEEE), enter 0(=MI) or 1(=VI) or 2(=EI) and press the ENTER key.

 166 
 6 F 2 S 0 8 9 7

 If [MEF] is 3(=US), enter 0(=CO2) or 1(=CO8) and press the ENTER key.

EF1R, <EF2R>
To set the Reset Characteristic, do the following.
 If [MEF] is 2(=IEEE) or 3(=US), enter 0(=DEF) or 1(=DEP) and press the ENTER key.

EF1-2F, EF2-2F, EF3-2F, EF4-2F

 Enter 1(=Block) to block the EF1, EF2, EF3 and EF4 against the inrush current, and press the
ENTER key.

CTF-EFBLK, VTF-EFBLK
To set the CTF block and VTF block enable of EF, do the following.
 Enter 1(=On) to enable "Trip block" by the CTF function and VTF function, and press the
ENTER key. If disabling them, enter 0(=Off) and press the ENTER key.

CURREV
To set which stage is used for current reverse detection in the command protection, do the
following.
 Enter 1(=EF1), 2(=EF2), 3(EF3) or 4(=EF4) and press the ENTER key. If disabling them,
enter 0(=Off) and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Scheme sw" screen.

Setting the SEF protection

The settings for the SEF protection are as follows:
 Select "SEF" on the "Scheme sw" screen to display the "SEF" screen.
/ 7 S E F

S E 1 E N 1 _
O f f / O n
S E 1 - D I R 0
F W D / R E V / N O N
M S E 1 C - I E C 0 This setting is displayed if [MSE1] is 1(=IEC).
N I / V I / E I / L T I
M S E 1 C - I E E E 0 This setting is displayed if [MSE1] is 2(=IEEE).
M I / V I / E I
M S E 1 C - U S 0 This setting is displayed if [MSE1] is 3(=US).
C O 2 / C O 8
S E 1 R 0
D E F / D E P
S E 1 S 2 0
O f f / O n
S E 1 - 2 F
N A / B l o c k

 167 
 6 F 2 S 0 8 9 7

V T F - S E 1 B L K 0
O f f / O n
S E 2 E N 0
O f f / O
n
S E 2 - D
I R 0
F W D / R
E V / N O N
:
:
V T F - S E 2 B L K 0
O f f / O n
S E 3 E N 0
O f f / O n
S E 3 - D I R 0
F W D / R E V / N O N
S E 3 - 2 F
N A / B l o c k
V T F - S E 3 B L K 0
O f f / O n
S E 4 E N 0
O f f / O n
:
:
V T F - S E 4 B L K 0
O f f / O n
R P E N
O f f / O n

SEEN
 Enter 1(=On) to enable the SEF and press the ENTER key. If disabling the SEF, enter
0(=Off) and press the ENTER key.

MSE1C, <MSE2C>
To set the SEF1 and SEF2 Inverse Curve Type, do the following.
 If [MSE] is 1(=IEC), enter 0(=NI) or 1(=VI) or 2(=EI) or 3(=LTI) and press the ENTER
key.
 If [MSE] is 2(=IEEE), enter 0(=MI) or 1(=VI) or 2(=EI) and press the ENTER key.

 If [MSE] is 3(=US), enter 0(=CO2) or 1(=CO8) and press the ENTER key.

SE1R, <SE2R>
To set the Reset Characteristic, do the following.
 If [MSE] is 2(=IEEE) or 3(=US), enter 0(=DEF) or 1(=DEP) and press the ENTER key.

SE1S2
To set the Stage 2 Timer Enable, do the following.
 Enter 1(=On) to enable the SE1S2 and press the ENTER key. If disabling the SE1S2, enter
0(=Off) and press the ENTER key.

SE1-2F, SE2-2F, SE3-2F, SE4-2F

 Enter 1(=Block) to block the SEF1, SEF2, SEF3 and SEF4 against the inrush current, and press

 168 
 6 F 2 S 0 8 9 7

the ENTER key.

VTF-SEBLK
To set the VTF block enable of SE, do the following.
 Enter 1(=On) to enable "Trip block" by the VTF function and press the ENTER key. If
disabling it, enter 0(=Off) and press the ENTER key.

RPEN
To set the residual power block enable of SE, do the following.
 Enter 1(=On) to enable "Trip block" by the residual power block function and press the
ENTER key. If disabling it, enter 0(=Off) and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Scheme sw" screen.

Setting the NOC protection

The settings for the NOC protection are as follows:
 Select the "NOC" on the "Scheme sw" screen to display the "NOC" screen.
/ 7 N O C

N C 1 E N 1 _
O f f / O n
N C 1 - D I R 0
F W D / R E V / N O N
M N C 1 C - I E C 0 This setting is displayed if [MNC1] is 1(=IEC).
N I / V I / E I / L T I
M N C 1 C - I E E E 0 This setting is displayed if [MNC1] is 2(=IEEE).
M I / V I / E I
M N C 1 C - U S 0 This setting is displayed if [MNC1] is 3(=US).
C O 2 / C O 8
N C 1 R 0
D E F / D E P
N C 1 - 2 F
N A / B l o c k
C T F - N C 1 B L K 0
O f f / O n
V T F - N C 1 B L K 0
O f f / O n
N C 2 E N 0
O f f / O n
N C 2 - D I R 0
F W D / R E V / N O N
:
:
C T F - N C 2 B L K 0
O f f / O n
V T F - N C 2 B L K 0
O f f / O n

 169 
 6 F 2 S 0 8 9 7

NCEN
 Enter 1(=On) to enable the NC and press the ENTER key. If disabling the NC, enter
0(=Off) and press the ENTER key.

NC-DIR
To set the NC directional characteristic, do the following.
 Enter 0(=FWD) or 1(=REV) or 2(=NON) and press the ENTER key.

MNC1C, <MNC2C>
To set the NOC1 and NOC2 Inverse Curve Type, do the following.
 If [MNC] is 1(=IEC), enter 0(=NI) or 1(=VI) or 2(=EI) or 3(=LTI) and press the ENTER
key.
 If [MNC] is 2(=IEEE), enter 0(=MI) or 1(=VI) or 2(=EI) and press the ENTER key.

 If [MNC] is 3(=US), enter 0(=CO2) or 1(=CO8) and press the ENTER key.

NC1R, <NC2R>
To set the Reset Characteristic, do the following.
 If [MNC] is 2(=IEEE) or 3(=US), enter 0(=DEF) or 1(=DEP) and press the ENTER key.

NC1-2F, NC2-2F
 Enter 1(=Block) to block the NOC1 and NOC2 against the inrush current, and press the
ENTER key.

CTF-NCBLK, VTF-NCBLK
To set the CTF block and VTF block enable of NC, do the following.
 Enter 1(=On) to enable "Trip block" by the CTF function and VTF function, and press the
ENTER key. If disabling them, enter 0(=Off) and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Scheme sw" screen.

Setting the Misc. protection

The settings for the miscellaneous protection are as follows:
 Select "Misc." on the "Scheme sw" screen to display the "Misc." screen.
/ 7 M i s c .

U C 1 E N 0 _
O f f / O n
C T F - U C 1 B L K 0
O f f / O n
U C 2 E N 0

 170 
 6 F 2 S 0 8 9 7

O f f / O n
C T F - U C 2 B L K 0
O f f / O n
T H M E N 0
O f f / O n
T H M A E N 0
O f f / O n
B C D E N 0
O f f / O n
B C D - 2 F 0
N A / B l o c k
B T C 0
O f f / O n
R T C 0
O f f / D I R / O C

UCEN
 Enter 1(=On) to enable the UC and press the ENTER key. If disabling the UC, enter
0(=Off) and press the ENTER key.

CTF-UCBLK
To set the CTF block enable of UC, do the following.
 Enter 1(=On) to enable "Trip block" by the CTF function, and press the ENTER key. If
disabling it, enter 0(=Off) and press the ENTER key.

THMEN
 Enter 1(=On) to enable the Thermal OL and press the ENTER key. If disabling the Thermal
OL, enter 0(=Off) and press the ENTER key.

THMAEN
 Enter 1(=On) to enable the Thermal Alarm and press the ENTER key. If disabling the
Thermal Alarm, enter 0(=Off) and press the ENTER key.

BCDEN
 Enter 1(=On) to enable the Broken Conductor and press the ENTER key. If disabling the
Broken Conductor, enter 0(=Off) and press the ENTER key.

BCD-2F
 Enter 1(=Block) to block the BCD against the inrush current, and press the ENTER key.

BTC
 Enter 1(=On) to set the Back-trip control and press the ENTER key. If not setting the
Back-trip control, enter 0(=Off) and press the ENTER key.

RTC
To set the Re-trip control, do the following.

 171 
 6 F 2 S 0 8 9 7

 Enter 0(=Off) or 1(=Direct) or 2(=OC controlled) and press the ENTER key.

Setting the Cold Load protection

The settings for the Cold Load protection are as follows:
 Select "Misc." on the "Scheme sw" screen to display the "Misc." screen.
/ 7 C o l d L o a d

C L E N 0 _
O f f / O n
C L D O E N 0
O f f / O n

CLEN
To set the Cold load function enable, do the following.
 Enter 1(=On) to enable the Cold Load function and press the ENTER key. If disabling the
Cold Load, enter 0(=Off) and press the ENTER key.

CLDOEN
 Enter 1(=On) to enable the Cold Load drop-off and press the ENTER key. If disabling the
Cold Load drop-off, enter 0(=Off) and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Scheme sw" screen.

Setting the OV protection

The settings for the OV protection are as follows:
 Select "OV" on the "Scheme sw" screen to display the "OV" screen.
/ 7 O V

O V 1 E N 0 _
O f f / D T / I D M T / C
O V 2 E N 0
O f f / D T / I D M T / C
O V 3 E N 0
O f f / O n
O V 4 E N 0
O f f / O n

OV1EN, <OV2EN>
To set the OV1 and OV2 delay type, do the following.
 Enter 1 (=DT) or 2 (=IDMT) or 3 (=C: configurable curve) and press the ENTER key. If
disabling the OV1 or OV2, enter 0 (=Off) and press the ENTER key.

 172 
 6 F 2 S 0 8 9 7

OV3EN, <OV4EN>
 Enter 1 (=On) to enable the OV3 or OV4, and press the ENTER key. If disabling the OV3 or
OV4, enter 0 (=Off) and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (= Y) key to change settings and return to the "Scheme sw" screen.

Setting the UV protection

The settings for the UV protection are as follows:
 Select "UV" on the "Scheme sw" screen to display the "UV" screen.
/ 7 U V

U V 1 E N 1 _
O f f / D T / I D M T / C
V T F - U V 1 B L K 0
O f f / O n
U V 2 E N 1
O f f / D T / I D M T / C
V T F - U V 2 B L K 0
O f f / O n
U V 3 E N 0
O f f / O n
V T F - U V 3 B L K 0
O f f / O n
U V 4 E N 0
O f f / O n
V T F - U V 4 B L K 0
O f f / O n
V B L K E N 0
O f f / O n

UV1EN, <UV2EN>
To set the UV1 and UV2 delay type, do the following.
 Enter 1 (=DT) or 2 (=IDMT) or 3 (=C: configurable curve) and press the ENTER key. If
disabling the UV1 or UV2, enter 0 (=Off) and press the ENTER key.

UV3EN, <UV4EN>
 Enter 1 (=On) to enable the UV3 or UV4, and press the ENTER key. If disabling the UV3 or
UV4, enter 0 (=Off) and press the ENTER key.

VTF-UVBLK
To set the VTF block enable of UV, do the following.
 Enter 1(=On) to enable "Trip block" by the VTF function and press the ENTER key. If
disabling it, enter 0(=Off) and press the ENTER key.

 173 
 6 F 2 S 0 8 9 7

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (= Y) key to change settings and return to the "Scheme sw" screen.

VBLKEN
 Enter 1 (=On) to enable the UV blocking and press the ENTER key. If disabling the UV
blocking, enter 0 (=Off) and press the ENTER key.

Setting the ZOV protection

The settings for the ZOV protection are as follows:
 Select "ZOV" on the "Scheme sw" screen to display the "ZOV" screen.
/ 7 Z O V

Z O V 1 E N 1 _
O f f / D T / I D M T / C
V T F - Z V 1 B L K 0
O f f / O n
Z O V 2 E N 0
O f f / D T / I D M T / C
V T F - Z V 2 B L K 0
O f f / O n

ZOV1EN, <ZOV2EN>
To set the ZOV1 and ZOV2 delay type, do the following.
 Enter 1 (=DT) or 2 (=IDMT) or 3 (=C: configurable curve) and press the ENTER key. If
disabling the ZOV1 or ZOV2, enter 0(=Off) and press the ENTER key.

VTF-ZV1BLK, VTF-ZV1BLK
To set the VTF block enable of ZOV1 and ZOV2, do the following.
 Enter 1(=On) to enable "Trip block" by the VTF function and press the ENTER key. If
disabling it, enter 0(=Off) and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (= Y) key to change settings and return to the "Scheme sw" screen.

Setting the NOV protection

The settings for the NOV protection are as follows:
 Select "NOV" on the "Scheme sw" screen to display the "NOV" screen.
/ 7 N O V

N O V 1 E N 1 _

 174 
 6 F 2 S 0 8 9 7

O f f / D T / I D M T / C
V T F - N V 1 B L K 0
O f f / O n
N O V 2 E N 0
O f f / D T / I D M T / C
V T F - N V 2 B L K 0
O f f / O n

NOV1EN, <NOV2EN>
To set the NOV1 and NOV2 delay type, do the following.
 Enter 1 (=DT) or 2 (=IDMT) or 3 (=C: configurable curve) and press the ENTER key. If
disabling the NOV1 or NOV2, enter 0(=Off) and press the ENTER key.

VTF-NV1BLK, < VTF-NV2BLK

To set the VTF block enable of NOV1 and NOV2, do the following.
 Enter 1(=On) to enable "Trip block" by the VTF function and press the ENTER key. If
disabling it, enter 0(=Off) and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (= Y) key to change settings and return to the "Scheme sw" screen.

Setting the FRQ protection

The settings for the FRQ (over/under frequency) protection are as follows:
 Select "FRQ" on the "Scheme sw" screen to display the "FRQ" screen.
/ 7 F R Q

F R Q 1 E N 0 _
O f f / O F / U F
F R Q 2 E N 0
O f f / O F / U F
F R Q 3 E N 0
O f f / O F / U F
F R Q 4 E N 0
O f f / O F / U F
D F R Q 1 E N 0
O f f / R / D
D F R Q 2 E N 0
O f f / R / D
D F R Q 3 E N 0
O f f / R / D
D F R Q 4 E N 0
O f f / R / D

FRQEN
To set the FRQ scheme enable, do the following.
 Enter 1(=OF, overfrequency) or 2(=UF, underfrequency) and press the ENTER key. If
disabling the FRQ, enter 0(=Off) and press the ENTER key.

 175 
 6 F 2 S 0 8 9 7

DFRQEN
To set the FRQ scheme enable, do the following.
 Enter 1(=R, frequency rise rate) or 2(=UF, frequency decay rate) and press the ENTER key.
If disabling the FRQ, enter 0(=Off) and press the ENTER key.

Setting the protection elements

To set the protection elements, do the following.
 Select "Prot. element" on the "Trip" screen to display the "Prot. element" screen.
/ 6 P r o t . e l e m e n t
 O C
 E F
 S E F
 N O C
 M i s c
 C o l d L o a d
 O V
 U V
 Z O V
 N O V
 F R Q
 C T F / V T F

Setting the OC elements

 Select "OC" on the "Prot. element" screen to display the "OC" screen.
/ 7 O C

O C   Directional characteristic setting

4 5 _
O C 1 A
1 . 0 0
T O C 1 s
1 . 0 0
T O C 1 M
1 . 0 0 0
T O C 1 R s
0 . 0
T O C 1 R M
1 . 0 0 0
O C 2 A
5 . 0 0
T O C 2 s
1 . 0 0
T O C 2 M
1 . 0 0 0
T O C 2 R s
0 . 0
T O C 2 R M
1 . 0 0 0
O C 3 A
1 0 . 0 0
T O C 3 s
0 . 0 0
O C 4 A

 176 
 6 F 2 S 0 8 9 7

2 0 . 0 0
T O C 4 s
0 . 0 0
O C 1 - k OC1 User configurable IDMT curve setting
0 . 0 0 0
O C 1 -  ditto
0 . 0 0
O C 1 - C ditto
0 . 0 0 0
O C 1 - k r ditto
0 . 0 0 0
O C 1 -  ditto
0 . 0 0
O C 2 - k OC2 User configurable IDMT curve setting
0 . 0 0 0
:
:
O C 2 -  ditto
0 . 0 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Prot. element" screen.

Setting the EF elements

 Select "EF" on the "Prot. element" screen to display the "EF" screen.
/ 7 E F

E F   Directional characteristic setting

 4 5 _
E F V V V0 threshold setting for directional characteristic
3 . 0
E F 1 A
0 . 3 0 _
T E F 1 M
1 . 0 0 0
T E F 1 s
1 . 0 0
T E F 1 R s
0 . 0
T E F 1 R M
1 . 0 0 0
E F 2 A
3 . 0 0
T E F 2 s
1 . 0 0
E F 3 A
5 . 0 0
T E F 3 s
0 . 0 0
E F 4 A
1 0 . 0 0

 177 
 6 F 2 S 0 8 9 7

T E F 4 s
0 .
0 0
T R E B
K s Delay time of current reverse detection
0 .
1 0
E F 1 -
k EF1 User configurable IDMT curve setting
0 . 0
0 0
E F 1 
- ditto
0 .
0 0
E F 1 -
C ditto
0 . 0
0 0
E F 1 -
k r ditto
0 . 0
0 0
E F 1 
- ditto
0 .
0 0
E F 2 -
k EF2 User configurable IDMT curve setting
0 . 0
0 0
:
:
E F 2 -  ditto
0 . 0 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Prot. element" screen.

Setting the SEF elements

 Select "SEF" on the "Prot. element" screen to display the "SEF" screen.
/ 7 S E F

S E   Directional characteristic setting

 9 0 _
S E V V V0 threshold setting for directional characteristic
3 . 0
S E 1 A
0 . 0 1 0
T S E 1 s
1 . 0 0
T S E 1 M
1 . 0 0 0
T S E 1 R s
0 . 0
T S E 1 R M
1 . 0 0 0
T S 1 S 2 s
0 . 0 0
S E 2 A
0 . 0 1 0
T S E 2 s
1 . 0 0
T S E 2 M
1 . 0 0 0
T S E 2 R s

 178 
 6 F 2 S 0 8 9 7

0 . 0
T S E 2 R M
1 . 0 0 0
S E 3 A
0 . 0 1 0
T S E 3 s
0 . 0 0
S E 4 A
0 . 0 10
T S E 4 s
0 . 0 0
R P W
0 .
0 0
S E 1 -
k SE1 User configurable IDMT curve setting
0 . 0
0 0
S E 1 
- ditto
0 .
0 0
S E 1 -
C ditto
0 . 0
0 0
S E 1 -
k r ditto
0 . 0
0 0
S E 1 
- ditto
0 .
0 0
S E 2 -
k SE2 User configurable IDMT curve setting
0 . 0
0 0
:
:
S E 2 -  ditto
0 . 0 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Prot. element" screen.

Setting the NOC elements

 Select "NOC" on the "Prot. element" screen to display the "NOC" screen.
/ 7 N O C

N C   Directional characteristic setting

 4 5 _
N C V V V0 threshold setting for directional characteristic
3 . 0
N C 1 A
0 . 4 0
T N C 1 s
1 . 0 0
T N C 1 M
1 . 0 0 0
T N C 1 R s
0 . 0
T N C 1 R M
1 . 0 0 0

 179 
 6 F 2 S 0 8 9 7

N C 2 A
0 . 2 0
T N C 2 s
1 . 0 0
T N C 2 M
1 . 0 0 0
T N C 2 R s
0 . 0
T N C 2 R M
1 . 0 0 0
N C 1 - k NC1 User configurable IDMT curve setting
0 . 0 0 0
N C 1 -  ditto
0 . 0 0
N C 1 - C ditto
0 . 0 0 0
N C 1 - k r ditto
0 . 0 0 0
N C 1 -  ditto
0 . 0 0
N C 2 - k NC2 User configurable IDMT curve setting
0 . 0 0 0
:
:
N C 2 -  ditto
0 . 0 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Prot. element" screen.

Setting the Misc. protection elements

 Select "Misc." on the "Prot. element" screen to display the "Misc." screen.
/ 7 M i s c .

U C 1 A
0 . 2 0 _
T U C 1 s
1 . 0 0
U C 2 A
0 . 4 0
T U C 2 s
1 . 0 0
T H M A
1 . 0 0
T H M I P A
0 . 0 0
T T H M m i n
1 0 . 0
T H M A %
8 0
B C D

 180 
 6 F 2 S 0 8 9 7

0 . 2 0
T B C D s
1 . 0 0
C B F A
0 . 5 0
T B T C s
0 . 5 0
T R T C s
0 .
4 0
I C D -
2 f %
1 5
I C D O C A
0 . 1 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Prot. element" screen.

Setting the Cold Load protection elements

 Select "Cold Load" on the "Prot. element" screen to display the "Cold Load" screen.
/ 7 C o l d l o a d

O C 1 A
2 . 0 0 _
O C 2 A
5 . 0 0
O C 3 A
2 0 . 0 0
O C 4 A
4 0 . 0 0
E F 1 A
2 . 0 0
E F 2 A
5 . 0 0
E F 3 A
2 0 . 0 0
E F 4 A
4 0 . 0 0
S E 1 A
0 . 0 2 0
S E 2 A
0 . 0 2 0
S E 3 A
0 . 0 2 0
S E 4 A
0 . 0 2 0
N C 1 A
0 . 8 0
N C 2 A
0 . 4 0
B C D
0 . 4 0

 181 
 6 F 2 S 0 8 9 7

T C L E s
1 0 0
T C L R s
1 0 0
I C L D O A
0 . 5 0
T C L D O s
0 . 0 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Prot. element" screen.

Setting the OV elements

 Select "OV" on the "Prot. element" screen to display the "OV" screen.
/ 7 O V

O V 1 V OV1 Threshold setting.

1 2 0 . 0 _
T O V 1 s OV1 Definite time delay.
1 . 0 0
T O V 1 M OV1 Inverse time multiplier setting.
1 . 0 0
T O V 1 R s OV1 Definite time reset delay.
0 . 0
O V 1 D P R % OV1 DO/PU ratio
9 5
O V 2 V OV2 Threshold setting.
1 4 0 . 0
:
:
O V 2 D P R % OV2 DO/PU ratio
9 5
O V 3 V OV3 Threshold setting.
2 4 0 . 0
T O V 3 s OV3 Definite time delay.
1 . 0 0
O V 3 D P R % OV3 DO/PU ratio
9 5
O V 4 V OV4 Threshold setting.
2 4 0 . 0
T O V 4 s OV4 Definite time delay.
1 . 0 0
O V 4 D P R % OV4 DO/PU ratio
9 5
O V 1 - k OV1 User configurable IDMT curve setting
1 . 0 0
O V 1 -  ditto
1 . 0 0
O V 1 - C ditto
0 . 0 0 0
O V 2 - k OV2 User configurable IDMT curve setting

 182 
 6 F 2 S 0 8 9 7

1 . 0 0
O V 2 -  ditto
1 . 0 0
O V 2 - C ditto
0 . 0 0 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (= Y) key to change settings and return to the "Prot. element" screen.

Setting the UV elements

 Select "UV" on the "Prot. element" screen to display the "UV" screen.
/ 7 U V

U V 1 V UV1 Threshold setting.

6 0 . 0 _
T U V 1 s UV1 Definite time delay.
1 . 0 0
T U V 1 M UV1 Inverse time multiplier setting.
1 . 0 0
T U V 1 R s UV1 Definite time reset delay.
0 . 0
U V 2 V UV2 Threshold setting.
4 0 . 0
T U V 2 s UV2 Definite time setting.
1 . 0 0
U V 3 V UV3 Threshold setting.
4 0 . 0
T U V 3 s UV3 Definite time setting.
1 . 0 0
U V 4 V UV4 Threshold setting.
4 0 . 0
T U V 4 s UV4 Definite time setting.
1 . 0 0
V B L K V UV Blocking threshold
1 0 . 0
U V 1 - k UV1 User configurable IDMT curve setting
1 . 0 0
U V 1 -  ditto
1 . 0 0
U V 1 - C ditto
0 . 0 0 0
U V 2 - k UV2 User configurable IDMT curve setting
1 . 0 0
U V 2 -  ditto
1 . 0 0
U V 2 - C ditto
0 . 0 0 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

 183 
 6 F 2 S 0 8 9 7

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (= Y) key to change settings and return to the "Prot. element" screen.

Setting the ZOV elements

 Select "ZOV" on the "Prot. element" screen to display the "ZOV" screen.
/ 7 Z O V

Z O V 1 V ZOV1 Threshold setting.

2 0 . 0 _
T Z O V 1 s ZOV1 Definite time setting.
1 . 0 0
T Z O V 1 M ZOV1 Inverse time multiplier setting.
1 . 0 0
T Z O V 1 R s ZOV1 Definite time reset delay.
0 . 0
Z O V 2 V ZOV2 Threshold setting.
4 0 . 0
T Z O V 2 s ZOV2 Definite time setting.
1 . 0 0
T Z O V 2 M ZOV2 Inverse time multiplier setting.
1 . 0 0
T Z O V 2 R s ZOV2 Definite time reset delay.
0 . 0
Z O V 1 - k ZOV1 User configurable IDMT curve setting
1 . 0 0
Z O V 1 -  ditto
1 . 0 0
Z O V 1 - C ditto
0 . 0 0 0
Z O V 2 - k ZOV2 User configurable IDMT curve setting
1 . 0 0
Z O V 2 -  ditto
1 . 0 0
Z O V 2 - C ditto
0 . 0 0 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (= Y) key to change settings and return to the "Prot. element" screen.

Setting the NOV protection elements

 Select "NOV" on the "Prot. element" screen to display the "NOV" screen.
/ 7 N O V

N O V 1 V NOV1 Threshold setting.

2 0 . 0 _
T N O V 1 s NOV1 Definite time setting.
1 . 0 0

 184 
 6 F 2 S 0 8 9 7

T N O V 1 M NOV1 Inverse time multiplier setting.

1 . 0 0
T N O V 1 R s NOV1 Definite time reset delay.
0 . 0
N O V 2 V NOV2 Threshold setting.
4 0 . 0
T N O V 2 s NOV2 Definite time setting.
1 . 0 0
T N O V 2 M NOV2 Inverse time multiplier setting.
1 . 0 0
T N O V 2 R s NOV2 Definite time reset delay.
0 . 0
N O V 1 - k NOV1 User configurable IDMT curve setting
1 . 0 0
N O V 1 -  ditto
1 . 0 0
N O V 1 - C ditto
0 . 0 0 0
N O V 2 - k NOV2 User configurable IDMT curve setting
1 . 0 0
N O V 2 -  ditto
1 . 0 0
N O V 2 - C ditto
0 . 0 0 0
 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (= Y) key to change settings and return to the "Prot. element" screen.

Setting the FRQ elements

 Select "FRQ" on the "Prot. element" screen to display the "FRQ" screen.
/ 7 F R Q

F R Q 1 H z
 1 . 0 0 _
T F R Q 1
1 . 0 0
F R Q 2 H z
 1 . 0 0
T F R Q 2
1 . 0 0
F R Q 3 H z
 1 . 0 0
T F R Q 3
1 . 0 0
F R Q 4 H z
 1 . 0 0 _
T F R Q 4
1 . 0 0
F V B L K V UV Blocking threshold
4 0 . 0
D F R Q 1 H z s

 185 
 6 F 2 S 0 8 9 7

0 . 5
D F R Q 2 H z s
0 . 5
D F R Q 3 H z s
0 . 5
D F R Q 4 H z s
0 . 5

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (= Y) key to change settings and return to the "Prot. element" screen.

Setting the CTF/VTF elements

 Select "CTF/VTF" on the "Prot. element" screen to display the "CTF/VTF" screen.
/ 7 C T F / V T F

E F F A
0 . 2 0 _
Z O V F V
2 0 . 0
U V F V
5 1 . 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "Prot. element" screen.

Setting the autoreclose function

To set the autoreclose function, do the following.
 Select "ARC" on the "Group " screen to display the "ARC" screen.
/ 5 A R C
 S c h e m e s w
 A R C e l e m e n t

Setting the scheme switch

 Select "Scheme sw" on the "ARC" screen to display the "Scheme sw" screen.
/ 6 S c h e m e s w
 G e n e r a l
 O C
 E F
 S E F
 M i s c

 186 
 6 F 2 S 0 8 9 7

General
 Select "General" on the "Scheme sw" screen to set the autoreclose mode.
/ 7 G e n e r a l

A R C E N 0 _
O f f / O n
A R C - N U M 0
S 1 / S 2 / S 3 / S 4 / S 5
V C H K 0
O f f / L D / D L / D D / S
D f E N 0
O f f / O n
V T P H S E L 0
A / B / C
V T - R A T E 0
P H - G / P H - P H
3 P H - V T 0
B u s / L i n e
ARCEN
 Enter 1(=On) or 0(=Off) to enable or to disable the autoreclose.
ARC-NUM
 Enter 0 or 1 or 2 or 3 or 4 to set the number of shot.
Enter 0 (= S1) to perform single-shot autoreclosing.
Enter 1 (= S2) to perform two-shot autoreclosing..
Enter 2 (= S3) to perform three-shot autoreclosing.
Enter 3 (= S4) to perform four-shot autoreclosing.
Enter 4 (= S5) to perform five-shot autoreclosing.
VCHK
 Enter 0 or 1 or 2 or 3 or 4 and press the ENTER key.
Enter 0 (= Off) to perform the reclose without voltage and synchronism check.
Enter 1 (= LD) to perform the reclose under "live bus and dead line" condition or with
synchronism check.
Enter 2 (= DL) to perform the reclose under "dead bus and live line" condition or with
synchronism check.
Enter 3 (= DD) to perform the reclose under "dead bus and dead line" condition.
Enter 4 (= S) to perform the reclose with synchronism check.
DfEN

 Enter 0 or 1 and press the ENTER key.

Enter 0 (= Off) not to use the f checking function.
Enter 1 (= On) to use the f checking function.
VTPHSEL

 Enter 0 or 1 or 2 and press the ENTER key.

 187 
 6 F 2 S 0 8 9 7

Enter 0 (= A) not to use A-phase voltage for voltage and synchronism check.
Enter 1 (= B) to use B-phase voltage.
Enter 2 (= C) to use C-phase voltage.
VT-RATE

 Enter 0 or 1 and press the ENTER key.

Enter 0 (= PH-G) if the VT rating of the selected above is a phase-to-earth voltage.
Enter 1 (= PH-PH) if the VT rating of the selected above is a phase-to-phase voltage.
3PH-VT

 Enter 0 or 1 and press the ENTER key.

Enter 0 (= Bus) if three-phase voltage is applied to the bus side.
Enter 1 (= Line) if three-phase voltage is applied to the line side..

OC, <EF>, <SEF>

 Select "OC" on the "Scheme sw" screen to set the autoreclose initiation and trip mode of OC
protection.
/ 7 O C

O C 1 - I N I T 0 _
N A / O n / B l o c k
O C 1 T P 1 2
O f f / I n s t / S e t
O C 1 T P 2 2
O f f / I n s t / S e t
O C 1 T P 3 2
O f f / I n s t / S e t
O C 1 T P 4 2
O f f / I n s t / S e t
O C 1 T P 5 2
O f f / I n s t / S e t
O C 1 T P 6 2
O f f / I n s t / S e t
:
:
O C 4 - I N I T 2
O C 4 T P 1 2
O f f / I n s t / S e t
O C 4 T P 2 2
O f f / I n s t / S e t
O C 4 T P 3 2
O f f / I n s t / S e t
O C 4 T P 4 2
O f f / I n s t / S e t
O C 4 T P 5 2
O f f / I n s t / S e t
O C 4 T P 6 2
O f f / I n s t / S e t
C O O R D - O C 0
O f f / o n
 Enter 1(=INIT) or 2(=Block) to initiate or to block the autoreclose by the OC1 trip in
"OC1-INIT". To neither initiate nor block it, enter 0(=NA).

 188 
 6 F 2 S 0 8 9 7

 Enter 1(=Inst) or 2(=Set) to set the OC1 first trip to “Instantaneous trip” or “Set time delay trip”
in the "OC1-TP1". To not use the OC1 trip, enter 0(=Off).
Note: OC1-TP2 to OC1-TP6 show the OC1 second trip to OC1 sixth trip.
For OC2 to OC4, the settings are same as OC1.
 Enter 1(=On) or 0(=Off) to enable or to disable the co-ordination for "COORD-OC" and press
the ENTER key.

After changing settings, press the ENTER key.

The setting method for EF and SEF is same as that of OC above.

Misc>
 Select "Misc" on the "Scheme sw" screen to set the external initiation of the autoreclose.
/ 7 M i s c

E X T - I N I T 0 _
N A / O n / B l o c k
 Enter 1(=On: INIT) or 2(=Block) to initiate or to block the autoreclose by the external trip. To
neither initiate nor block it, enter 0(=NA).

Setting ARC element

 Select "ARC element" on the "Group " screen to set timer setting and the threshold setting of
OC, EF and SEF for co-ordination.
/ 6 A R C e l e m e n t

T R D Y s
6 0 . 0 _
T D 1 s
1 0 . 0 0
T R 1 s
3 1 0 . 0 0
:
:
T D 5 s
1 0 . 0 0
T R 5 s
3 1 0 . 0 0
T W s
2 . 0 0
T S U C s
3 . 0 0
T R C O V s
1 0 . 0 0
T A R C P s
1 0 . 0 0
T R S E T s
3 . 0 0
O V B V
5 1
U V B V

 189 
 6 F 2 S 0 8 9 7

1 3
O V L V
5 1
U V L V
1 3
S Y N U V V
8 3
S Y N O V V
5 1
S Y N D V V
1 5 0
S Y N  d e g
3 0
S Y N D f H z
1 . 0 0
T S Y N s
1 . 0 0
T D B L L s
0 . 0 5
T L B D L s
0 . 0 5
T D B D L s
0 . 0 5
O C - C O A
1 . 0 0
E F - C O A
0 . 3 0
S E - C O A
0 . 0 1 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to display the following confirmation screen.

C h a n g e s e t t i n g s ?
E N T E R = Y C A N C E L = N

 Press the ENTER (=Y) key to change settings and return to the "ARC" screen.

Setting group copy

To copy the settings of one group and overwrite them to another group, do the following:
 Select "Copy gp." on the "Protection" screen to display the "Copy A to B" screen.
/ 3 C o p y A t o B

A _
B
 Enter the group number to be copied in line A and press the ENTER key.
 Enter the group number to be overwritten by the copy in line B and press the ENTER key.

4.2.6.8 Binary Input

The logic level of binary input signals can be inverted by setting before entering the scheme logic.

 190 
 6 F 2 S 0 8 9 7

Inversion is used when the input contact cannot meet the requirements described in Table 3.2.2.
 Select "Binary I/P" on the "Set. (change)" sub-menu to display the "Binary I/P" screen.
/ 2 B i n a r y I / P
. B I 1
. B I 2
. B I 3
. B I 4
. B I 5
. B I 6 Model 110 only.
. B I 7 Model 110 only.
. B I 8 Model 110 only.

Selection of Binary Input

 Select the input number (BI number) on the "Binary I/P" screen.
After setting, press the ENTER key to display the "BI" screen.

/ 3 B I 
 T i m e r s
 F u n c t i o n s

Setting timers
 Select "Timers" on the "BI" screen to display the "Timers" screen.
/ 4 T i m e r s

P U D s Pick-up delay setting

0 . 0 0 _
D O D s Drop-off delay setting
0 . 0 0

 Enter the numerical value and press the ENTER key.

 After setting, press the END key to return to the "BI" screen.

Setting Functions
 Select "Functions" on the "BI" screen to display the "Functions" screen.
/ 4 F u n c t i o n s

S N S 1 _
N o r m / I n v

 To set the Binary Input Sense, enter 0(=Normal) or 1(=Inverted) and press the ENTER key.

 After setting, press the END key to return to the "BI" screen.

4.2.6.9 Binary Output

All the binary outputs of the GRD140 except the relay failure signal are user-configurable. It is
possible to assign one signal or up to four ANDing or ORing signals to one output relay. Available
signals are listed in Appendix C.
It is also possible to attach Instantaneous or delayed or latched reset timing to these signals.

 191 
 6 F 2 S 0 8 9 7

Appendix H shows the factory default settings.

CAUTION
When having changed the binary output settings, release the latch state on a digest screen by
pressing the RESET key for more than 3 seconds.
To configure the binary output signals, do the following:

Selection of output relay

 Select "Binary O/P" on the "Set. (change)" screen to display the "Binary O/P" screen.
For Models 110, 400 and 420:
/ 2 B i n a r y O / P
 B O 1
 B O 2
 B O 3
 B O 4
 B O 5
 B O 6
 B O 7
For Models 401 and 421:
/ 2 B i n a r y O / P
 B O 1
 B O 2
 B O 3
 B O 4
 B O 5
 B O 6
 H B O 1
 H B O 2
 H B O 3
 H B O 4
Note: The setting is required for all the binary outputs. If any of the binary outputs are not used, enter
0 to logic gates #1 to #6 in assigning signals.

 Select the output relay number (BO number) and press the ENTER key to display the "BO"
screen.
/ 3 B O 
 L o g i c / R e s e t
 F u n c t i o n s

Setting the logic gate type and timer

 Select "Logic/Reset" to display the "Logic/Reset" screen.
/ 4 L o g i c / R e s e t

L o g i c 0 _
O R / A N D
R e s e t 0
I n s / D l / D w / L a t

 Enter 0(=OR) or 1(=AND) to use an OR gate or AND gate and press the ENTER key.

 192 
 6 F 2 S 0 8 9 7

 Enter 0(=Instantaneous) or 1(=Delayed) or 2(=Dwell) or 3(=Latched) to select the reset timing

and press the ENTER key.

 Press the END key to return to the "BO" screen.

Note: To release the latch state, push the [RESET] key for more than 3 seconds.

Assigning signals
 Select "Functions" on the "BO" screen to display the "Functions" screen.
/ 4 F u n c t i o n s

I n # 1
1 0 0 0 _
I n # 2
1 0 0 1
I n # 3
1 0 0 2
I n # 4
1 0 0 3
I n # 5
1 0 0 4
I n # 6
1 0 0 5
T B O s
0 . 2 0
 Assign signals to gates (In #1 to #6) by entering the number corresponding to each signal
referring to Appendix C. Do not assign the signal numbers 471 to 477 and 487 to 490 (signal
names: "BO1 OP" to "BO7 OP" and "HBO1_OP" to "HBO4_OP"). And set the delay time of
timer TBO.
Note: If signals are not assigned to all the gates #1 to #6, enter 0 for the unassigned gate(s).
Repeat this process for the outputs to be configured.

4.2.6.10 LEDs

Six LEDs of the GRD140 are user-configurable. A configurable LED can be programmed to
indicate the OR combination of a maximum of 4 elements, the individual statuses of which can be
viewed on the LED screen as “Virtual LEDs.” The signals listed in Appendix C can be assigned to
each LED as follows.

CAUTION
When having changed the LED settings, must release the latch state on a digest screen by
pressing the RESET key for more than 3 seconds.

Selection of LEDs
 Select "LED" on the "Set. (change)" screen to display the "LED" screen.
/ 2 L E D
 L E D
 V i r t u a l L E D

Selection of real LEDs

 Select "LED" on the "/2 LED" screen to display the "/3 LED" screen.

 193 
 6 F 2 S 0 8 9 7

/ 3 L E D
 L E D 1
 L E D 2
 L E D 3
 L E D 4
 L E D 5
 L E D 6

 Select the LED number and press the ENTER key to display the "LED" screen.

/ 4 L E D 
 L o g i c / R e s e t
 F u n c t i o n s

Setting the logic gate type and reset type

 Select "Logic/Reset" to display the "Logic/Reset" screen.
/ 5 L o g i c / R e s e t

L o g i c 0 _
O R / A N D
R e s e t 0
I n s t / L a t c h

 Enter 0(=OR) or 1(=AND) to use an OR gate or AND gate and press the ENTER key.

 Enter 0(=Instantaneous) or 1(=Latched) to select the reset timing and press the ENTER key.

 Press the END key to return to the "LED" screen.

Note: To release the latch state, refer to Section 4.2.1.

Assigning signals
 Select "Functions" on the "LED" screen to display the "Functions" screen.
/ 5 F u n c t i o n s

I n # 1
1 0 0 0 _
I n # 2
1 0 0 1
I n # 3
1 0 0 2
I n # 4
1 0 0 3
 Assign signals to gates (In #1 to #4) by entering the number corresponding to each signal
referring to Appendix C.
Note: If signals are not assigned to all the gates #1 to #4, enter 0 for the unassigned gate(s).

 Press the END key to return to the "LED" screen.

Repeat this process for the outputs to be configured.

Selection of virtual LEDs

 Select "Virtual LED" on the "/2 LED" screen to display the "Virtual LED" screen.

 194 
 6 F 2 S 0 8 9 7

/ 3 V i r t u a l L E D
 I N D 1
 I N D 2

 Select the IND number and press the ENTER key to display the "IND" screen.

/ 4 I N D 
 R e s e t
 F u n c t i o n s

Setting the reset timing

 Select "Reset" to display the "Reset" screen.
/ 5 R e s e t

R e s e t 0 _
I n s t / L a t c h

 Enter 0(=Instantaneous) or 1(=Latched) to select the reset timing and press the ENTER key.

 Press the END key to return to the "IND" screen.

Note: To release the latch state, push the [RESET] key for more than 3 seconds.

Assigning signals
 Select "Functions" on the "IND" screen to display the "Functions" screen.
/ 5 F u n c t i o n s

B I T 1
1 0 0 0 _
B I T 2
1 0 0 1
B I T 8
1 0 0 7
 Assign signals to bits (1 to 8) by entering the number corresponding to each signal referring to
Appendix C.
Note: If signals are not assigned to all the bits 1 to 8, enter 0 for the unassigned bit(s).

 Press the END key to return to the "IND" screen.

Repeat this process for the outputs to be configured.

4.2.7 Testing

The sub-menu "Test" provides such functions as disabling the automatic monitoring function and
forced operation of binary outputs. The password, if set, must be entered in order to enter the test
screens because the "Test" menu has password security protection. (See the section 4.2.6.2.) If the
password trap ser, enter the password in the following screen.
P a s s w o r d  _ 
1 2 3 4 5 6 7 8 9 0 

Note: When operating the "Test" menu, the "IN SERVICE" LED is flickering. But if an alarm occurs
during the test, the flickering stops. The "IN SERVICE" LED flickers only in a lighting state.

 195 
 6 F 2 S 0 8 9 7

4.2.7.1 Scheme Switch

The automatic monitor function (A.M.F.) can be disabled by setting the switch [A.M.F] to "OFF".
Disabling the A.M.F. inhibits trip blocking even in the event of a failure in the items being
monitored by this function. It also prevents failures from being displayed on the "ALARM" LED
and LCD described in Section 4.2.1. No events related to A.M.F. are recorded, either.
Disabling A.M.F. is useful for blocking the output of unnecessary alarms during testing.
 Select "Test" on the top "MENU" screen to display the "Test" screen.
/ 1 T e s t
 S w i t c h
 B i n a r y O / P
 L o g i c c i r c u i t

 Select "Switch" to display the "Switch" screen.

/ 2 S w i t c h

A . M . F . 1 _
O f f / O n
U V T S T 0
O f f / O n
C L P T S T 0
O f f / S 0 / S 3
T H M R S T 0
O f f / O n
S H O T N U M 0
O f f / S 1 - S 6
I E C T S T 0
O f f / O n

 Enter 0(=Off) to disable the A.M.F. and press the ENTER key.

 Enter 1(=On) for UVTST to disable the UV block when testing UV elements and press the
ENTER key.

 Enter 0(=Off) or 1(=State0) or 2(=State3) to set forcibly the test condition of the Cold Load
Protection (CLPTST) and press the ENTER key.
 Enter 1(=On) to set the reset delay time of the thermal overload element to instantaneous reset
for testing (THMRST) and press the ENTER key.
 Enter 0(=Off) or 1(=S1) or 2(=S2) or 3(=S3) or 4(=S4) or 5(=S5) to set shot number
(SHOTNUM) for autoreclose test and press the ENTER key.
 Enter 1(=On) for IECTST to transmit ‘test mode’ to the control system by IEC60870-5-103
communication when testing the local relay, and press the ENTER key.

 Press the END key to return to the "Test" screen.

4.2.7.2 Binary Output Relay

It is possible to forcibly operate all binary output relays for checking connections with the external
devices. Forced operation can be performed on one or more binary outputs at a time.
 Select "Binary O/P" on the "Test" screen to display the "Binary O/P" screen. Then the LCD

 196 
 6 F 2 S 0 8 9 7

displays the name of the output relay.

/ 2 B i n a r y O / P

B O 1 0 _
D i s a b l e / E n a b l e
B O 2 0 _
D i s a b l e / E n a b l e
B O 3 0 _
D i s a b l e / E n a b l e
B O 4 0 _
D i s a b l e / E n a b l e
B O 5 0 _
D i s a b l e / E n a b l e
B O 6 0 _
D i s a b l e / E n a b l e
B O 7 0 _ Not available for Models 401 and 421.
D i s a b l e / E n a b l e
H B O 1 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
H B O 2 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
H B O 3 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
H B O 4 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
F A I L 0 _
D i s a b l e / E n a b l e

 Enter 1(=Enable) and press the ENTER key to operate the output relays forcibly.

 After completing the entries, press the END key. Then the LCD displays the screen shown
below.
O p e r a t e ?
E N T E R = Y C A N C E L = N

 Keep pressing the ENTER key to operate the assigned output relays.

 Release pressing the ENTER key to reset the operation.

 Press the CANCEL key to return to the upper "Binary O/P" screen.

4.2.7.3 Logic Circuit

It is possible to observe the binary signal level on the signals listed in Appendix C with monitoring
jacks A and B.
 Select "Logic circuit" on the "Test" screen to display the "Logic circuit" screen.
/ 2 L o g i c
c i r c u i t
T e r m A
1 _
T e r m B
1 0 0 1 _

 Enter a signal number to be observed at monitoring jack A and press the ENTER key.

 Enter the other signal number to be observed at monitoring jack B and press the ENTER key.

 197 
 6 F 2 S 0 8 9 7

After completing the setting, the signals can be observed by the binary logic level at monitoring
jacks A and B or by the LEDs above the jacks.
On screens other than the above screen, observation with the monitoring jacks is disabled.

 198 
 6 F 2 S 0 8 9 7

4.3 Personal Computer Interface

The relay can be operated from a personal computer using an RS232C port on the front panel.
On the personal computer, the following analysis and display of the fault currents are available in
addition to the items available on the LCD screen.
 Display of current and voltage waveforms: Oscillograph display
 Symmetrical component analysis: On arbitrary time span
 Harmonic analysis: On arbitrary time span
 Frequency analysis: On arbitrary time span
For the details, see the separate instruction manual "PC INTERFACE RSM100".

4.4 Relay Setting and Monitoring System

The Relay Setting and Monitoring (RSM) system is a system that retrieves and analyses the data
on power system quantities, fault and event records and views or changes settings in individual
relays via Ethernet LAN networks using a remote PC as shown in Figure 4.4.1.

TCP/IP
(LAN cable) HUB

Figure 4.4.1 Relay Setting and Monitoring System

 199 
 6 F 2 S 0 8 9 7

4.5 IEC 60870-5-103 Interface

The GRD140 supports the IEC60870-5-103 communication protocol. This protocol is mainly
used when the relay communicates with a control system and is used to transfer the following
measurand and status data from the relay to the control system. (For details, see Appendix M.)
 Measurand data: current, voltage, active power, reactive power, frequency
 Status data: events, fault indications, etc.
The protocol can be used through the RS485 port or the Fibre optic port on the relay rear panel.
The relay supports two baud-rates 9.6kbps and 19.2kbps, and supports two normalizing factors 1.2
and 2.4 for measurand. These are selected by setting. See Section 4.2.6.4.
The data transfer from the relay can be blocked by the setting.
For the settings, see the Section 4.2.6.

4.6 IEC 61850 Communication

GRD140 can also support data communication according to the IEC 61850 standard. Station bus
communication as specified in IEC 61850-8-1 facilitates integration of the relays within
substation control and automation systems via Ethernet LAN.
Figure 4.6.1 shows an example of a substation automation system using Ethernet-based IEC
61850 communication.

Figure 4.6.1 IEC 61850 Communication Network

 200 
 6 F 2 S 0 8 9 7

4.7 Clock Function

The clock function (Calendar clock) is used for time-tagging for the following purposes:
 Event records
 Disturbance records
 Fault records
The calendar clock can run locally or be synchronised with an external clock such as the binary
time standard input signal, RSM clock, IEC60870-5-103 or SNTP for IEC61850 etc. This can be
selected by setting (see 4.2.6.6.).
The “clock synchronise” function synchronises the relay internal clock to the BI (connected to
PLC input No.2576 SYNC_CLOCK) by the following method. Since the BI signal is an “ON” or
“OFF” signal which cannot express year-month-day and hour-minute-second etc, synchronising is
achieved by setting the number of milliseconds to zero. This method will give accurate timing if
the synchronising BI signal is input every second.
Synchronisation is triggered by an “OFF” to “ON” (rising edge) transition of the BI signal. When
the trigger is detected, the millisecond value of the internal clock is checked, and if the value is
between 0~500ms then it is rounded down. If it is between 500~999ms then it is rounded up (ie the
number of seconds is incremented).

n sec (n+1) sec

500ms
corrected to (n+1) sec
corrected to n sec
t
When the relays are connected with the RSM system as shown in Figure 4.4.1 and selected "RSM"
in the time synchronisation setting, the calendar clock of each relay is synchronised with the RSM
clock. If the RSM clock is synchronised with the external time standard, then all the relay clocks
are synchronised with the external time standard.

 201 
 6 F 2 S 0 8 9 7

5. Installation
5.1 Receipt of Relays
When relays are received, carry out the acceptance inspection immediately. In particular, check
for damage during transportation, and if any is found, contact the vendor.
Always store the relays in a clean, dry environment.

5.2 Relay Mounting

A flush mounting relay is included. Appendix F shows the case outline.
For details of relay withdrawal and insertion, see Section 6.7.3.

5.3 Electrostatic Discharge

CAUTION
Do not take out the relay unit outside the relay case since electronic components on the modules
are very sensitive to electrostatic discharge. If it is absolutely essential to take the modules out of
the case, do not touch the electronic components and terminals with your bare hands.
Additionally, always put the module in a conductive anti-static bag when storing it.

5.4 Handling Precautions

A person's normal movements can easily generate electrostatic potentials of several thousand
volts. Discharge of these voltages into semiconductor devices when handling electronic circuits
can cause serious damage. This damage often may not be immediately apparent, but the reliability
of the circuit will have been reduced.
The electronic circuits are completely safe from electrostatic discharge when housed in the case.
Do not expose them to risk of damage by withdrawing the relay unit unnecessarily.
The relay unit incorporates the highest practical protection for its semiconductor devices.
However, if it becomes necessary to withdraw the relay unit, precautions should be taken to
preserve the high reliability and long life for which the equipment has been designed and
manufactured.

CAUTION
 Before removing the relay unit, ensure that you are at the same electrostatic potential as the
equipment by touching the case.
 Use the handle to draw out the relay unit. Avoid touching the electronic components,
printed circuit board or connectors.
 Do not pass the relay unit to another person without first ensuring you are both at the same
electrostatic potential. Shaking hands achieves equipotential.
 Place the relay unit on an anti-static surface, or on a conducting surface which is at the same
potential as yourself.
 Do not place the relay unit in polystyrene trays.

 202 
 6 F 2 S 0 8 9 7

It is strongly recommended that detailed investigations on electronic circuitry should be carried

out in a Special Handling Area.

5.5 External Connections

External connections for each relay model are shown in Appendix G.

 203 
 6 F 2 S 0 8 9 7

6. Commissioning and Maintenance

6.1 Outline of Commissioning Tests
The GRD140 is fully numerical and the hardware is continuously monitored.
Commissioning tests can be kept to a minimum and need only include hardware tests and the
conjunctive tests. The function tests are at the user’s discretion.
In these tests, user interfaces on the front panel of the relay or local PC can be fully applied.
Test personnel must be familiar with general relay testing practices and safety precautions to avoid
personal injuries or equipment damage.

Hardware tests

These tests are performed for the following hardware to ensure that there is no hardware defect.
Defects of hardware circuits other than the following can be detected by monitoring which circuits
function when the DC power is supplied.
User interfaces
Binary input circuits and output circuits
AC input circuits

Function tests

These tests are performed for the following functions that are fully software-based.
Measuring elements
Metering and recording

Conjunctive tests

The tests are performed after the relay is connected with the primary equipment and other external
equipment.

The following tests are included:

On load test: phase sequence check and polarity check
Tripping circuit test
Reclosing circuit test

 204 
 6 F 2 S 0 8 9 7

6.2 Cautions
6.2.1 Safety Precautions

CAUTION
 The relay rack is provided with an earthing terminal.
Before starting the work, always make sure the relay rack is earthed.
 When connecting the cable to the back of the relay, firmly fix it to the terminal block and attach
the cover provided on top of it.
 Before checking the interior of the relay, be sure to turn off the power.

Failure to observe any of the precautions above may cause electric shock or malfunction.

6.2.2 Precautions for Testing

CAUTION
 While the power is on, do not draw out/insert the relay unit.
 Before turning on the power, check the following:
- Make sure the polarity and voltage of the power supply are correct.
- Make sure the CT circuit is not open.
- Make sure the VT circuit is not short-circuited.
 Be careful that the relay is not damaged due to an overcurrent or overvoltage.
 If settings are changed for testing, remember to reset them to the original settings.

Failure to observe any of the precautions above may cause damage or malfunction of the relay.

 205 
 6 F 2 S 0 8 9 7

6.3 Preparations
Test equipment

The following test equipment is required for the commissioning tests.

1 Single-phase current source
1 Three-phase current source
1 Single-phase voltage source
1 Three-phase voltage source
1 DC power supply
3 Phase angle meter
3 AC ammeter
3 AC voltmeter
1 Time counter, precision timer
1 PC (not essential)
Relay settings

Before starting the tests, it must be specified whether the tests will use the user’s settings or the
default settings.

For the default settings, see the Appendix H Relay Setting Sheet.

Visual inspection

After unpacking the product, check for any damage to the relay case. If there is any damage, the
internal module might also have been affected. Contact the vendor.

Relay ratings

Check that the items described on the nameplate on the front of the relay conform to the user’s
specification. The items are: relay type and model, AC current and frequency ratings, and
auxiliary DC supply voltage rating.

Local PC

When using a local PC, connect it with the relay via the RS232C port on the front of the relay.
RSM100 software is required to run the PC.
For details, see separate volume "PC INTERFACE RSM100".

 206 
 6 F 2 S 0 8 9 7

6.4 Hardware Tests

The tests can be performed without external wiring, but a DC power supply and AC current and
voltage sources are required.

6.4.1 User Interfaces

This test ensures that the LCD, LEDs and keys function correctly.

LCD display

 Apply the rated DC voltage and check that the LCD is off.
Note: If there is a failure, the LCD will display the "Err: " screen when the DC voltage is applied.

 Press the RESET key for one second or more and check that black dots appear on the whole
screen.

LED display

 Apply the rated DC voltage and check that the "IN SERVICE" LED is lit in green.
 Press the RESET key for one second or more and check that remaining five LEDs are lit in
red or yellow. (Programmable LEDs are yellow.)

VIEW and RESET keys

 Press the VIEW key when the LCD is off and check that the "Virtual LED" and "Metering"
screens are sequentially displayed on the LCD.
 Press the RESET key and check that the LCD turns off.

Other operation keys

 Press any key when the LCD is off and check that the LCD displays the "MENU" screen. Press
the END key to turn off the LCD.
 Repeat this for all keys.

6.4.2 Binary Input Circuit

The testing circuit is shown in Figure 6.4.1.

 207 
 6 F 2 S 0 8 9 7

GRD140-100, -400, -420

TB2 - A1
BI6
- B1 BI7
BI8
BI1
BI2
BI3
- A8 BI4
BI5
- B8
DC  TB2 -A9
power
supply  - B9

Note: Models 400 and 420 are not provided with BI6 to BI8.

(a) For GRD140-100, -400, -420

GRD140-401, -421
TB2 - A4
BI1
- B4 BI2
BI3
- A8 BI4
BI5
- B8

DC  TB2 -A9
power
supply  - B9

(b) for GRD140-401, -421

Figure 6.4.1 Testing Binary Input Circuit

 Display the "Binary I/O" screen from the "Status" sub-menu.

/ 2 B i n a r y I / O
I P  0 0 0 0 0 0 0 0 
O P  0 0 0 0 0 0 0 0 

 Apply the rated DC voltage to terminal A1-B1, A2-B2, ..., A8-B8 of terminal block TB2.
Check that the status display corresponding to the input signal (IP) changes from 0 to 1. (For
details of the binary input status display, see Section 4.2.4.2.)
Note: Models 400 and 420 are not provided with BI6 to BI8.
The user will be able to perform this test for one terminal to another or for all the terminals at once.

6.4.3 Binary Output Circuit

This test can be performed by using the "Test" sub-menu and forcibly operating the relay drivers
and output relays. Operation of the output contacts is monitored at the output terminal. The output
contact and corresponding terminal number are shown in Appendix G.
 Select "Binary O/P" on the "Test" screen to display the "Binary O/P" screen. The LCD displays

 208 
 6 F 2 S 0 8 9 7

the name of the output relay.

/ 2 B i n a r y O / P

B O 1 0 _
D i s a b l e / E n a b l e
B O 2 0 _
D i s a b l e / E n a b l e
B O 3 0 _
D i s a b l e / E n a b l e
B O 4 0 _
D i s a b l e / E n a b l e
B O 5 0 _
D i s a b l e / E n a b l e
B O 6 0 _
D i s a b l e / E n a b l e
B O 7 0 _ Not available for Models 401 and 421.
D i s a b l e / E n a b l e
H B O 1 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
H B O 2 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
H B O 3 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
H B O 4 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
F A I L 0 _
D i s a b l e / E n a b l e

 Enter 1 and press the ENTER key.

 After completing the entries, press the END key. The LCD will display the screen shown
below. If 1 is entered for all the output relays, the following forcible operation can be
performed collectively.
O p e r a t e ?
E N T E R = Y C A N C E L = N

 Keep pressing the ENTER key to operate the output relays forcibly.

 Check that the output contacts operate at the terminal.

 Stop pressing the ENTER key to reset the operation

6.4.4 AC Input Circuits

This test can be performed by applying known values of voltage and current to the AC input
circuits and verifying that the values applied coincide with the values displayed on the LCD
screen.
The testing circuits are shown in Figures 6.4.2 and 6.4.3. A three-phase voltage source and a
single-phase current source are required.

 209 
 6 F 2 S 0 8 9 7

GRD140-110
V
TB1 -1
Single-phase
voltage V
source -2

TB1 -5
Single-phase A Ie
current -6
source
-7 Ise
-8

 TB2 -A9
DC
power
supply  -B9

Figure 6.4.2 Testing AC Input Circuit for Model 110

GRD140-40 or -42
Three-phase V V V
voltage a -A1 Va
source -B1
b Vb
c -A2 Vc
N -B2
-A3
   Ves
-B3

A TB1 -1
Ia
Single-phase
-2
current
source TB2 -3
Ib
-4
-5
Ic
-6
-7
Ie or I
-8 se

 TB2 -A9
DC
power
supply  -B9

Figure 6.4.3 Testing AC Input Circuit for Models 40 and 42

 Check that the metering data is set to be expressed as secondary values on the "Metering switch"
screen.
"Settings" sub-menu  "Status" screen  "Metering switch" screen
If the setting is “Display Value = Primary”, change the setting in the "Metering switch".
Remember to reset it to the initial setting after the test is finished.
 Open the "Metering" screen in the "Status" sub-menu.
"Status" sub-menu  "Metering" screen
 Apply AC rated voltages and currents and check that the displayed values are within  5% of the
input values.

 210 
 6 F 2 S 0 8 9 7

6.5 Function Test

CAUTION
The function test may cause the output relays to operate including the tripping output relays.
Therefore, the test must be performed with tripping circuits disconnected.

6.5.1 Measuring Element

Measuring element characteristics are realized by software, so it is possible to verify the overall
characteristics by checking representative points.
Operation of the element under test is observed by the binary output signal at monitoring jacks A
or B or by the LED indications above the jacks. In any case, the signal number corresponding to
each element output must be set on the "Logic circuit" screen of the "Test" sub-menu.
/ 2 L o g i c
c i r c u i t
T e r m A
1 _
T e r m B
4 8 _

When a signal number is entered for the Term A line, the signal is observed at monitoring jack A
and when entered for the Term B line, it is observed at monitoring jack B.
Note: The voltage level at the monitoring jacks is +5V for logic level "1" and less than 0.1V for
logic level "0".

CAUTION
 Use test equipment with more than 1 k of internal impedance when observing the output
signal at the monitoring jacks.
 Do not apply an external voltage to the monitoring jacks.
 Do not leave the A or B terminal shorted to 0V terminal for a long time.
In case of a three-phase element, it is sufficient to test for a representative phase. The A-phase
element is selected hereafter. Further, the [APPLCT] and [APPLVES] settings are selected “3P”
and “3PV”.
Note: Operating time test of measuring relay elements at monitoring jack A or B is not
including the operation of binary output. Whole the operating time test, if required,
should be measured at a binary output relay.

 211 
 6 F 2 S 0 8 9 7

6.5.1.1 Overcurrent and undercurrent element OC1 to OC4, UC1, UC2 and CBF and Earth fault
element EF1 to EF4 and SEF1 to SEF4
The overcurrent element is checked on the operating current value and operating time for IDMT
curve.

Operating current check

Figure 6.5.1 shows a testing circuit. The operating current value is checked by increasing or
decreasing the magnitude of the current applied.
GRD140

 A TB1 -(*)
Single-phase
current
source -(*)


A
Monitoring
jack
0V
 TB2 -A9
DC
power
supply  -B9

DC 
voltmeter
0V
(): Connect the terminal number corresponding to the testing element. Refer to Table 3.2.1.

Figure 6.5.1 Operating Current Value Test

The output signal of testing element is assigned to the monitoring jack A.

The output signal numbers of the elements are as follows:

Element Signal No. Element Signal No. Element Signal No. Element Signal No.
OC1-A 101 EF1 131 SEF1 141 UC1-A 161
OC2-A 107 EF2 133 SEF2 143 UC2-A 164
OC3-A 113 EF3 135 SEF3 145 CBF-A 173
OC4-A 116 EF4 136 SEF4 146

 Enter the signal number to observe the operation at the LED as shown in Section 6.5.1 and
press the ENTER key.
 Set the scheme switches [-DIR] to “NON”.
 Apply a test current and change the magnitude of the current applied and measure the value
at which the element operates.
Check that the measured value is within 5% of the setting value.

 212 
 6 F 2 S 0 8 9 7

Operating time check for IDMT curve

The testing circuit is shown in Figure 6.5.2.

GRD140

TB1 -
A ()
Single-phase
current
source - ()

A
Monitoring
jack
0V

 TB2 -A9
DC
power
supply  -B9

Start

Time
counter

Stop
OV
(): Connect the terminal number corresponding to the testing element. Refer to Table 3.2.1.

Figure 6.5.2 Testing IDMT

One of the inverse time characteristics can be set, and the output signal numbers of the IDMT
elements are as follows:
Element Signal No.
OC1-A 101
EF1 131
SEF1 141

Fix the time characteristic to test by setting the scheme switch MOC1, MEF1 or MSE1 on the
"OC", "EF" or "SEF" screen.

Example: "Settings" sub-menu  "Protection" screen  "Group" screen  "OC" screen

The test procedure is as follows:

 Enter the signal number to observe the operating time at the monitoring jack A as shown in
Section 6.5.1.
 Apply a test current and measure the operating time. The magnitude of the test current should
be between 1.2  Is to 20  Is, where Is is the current setting.
 Calculate the theoretical operating time using the characteristic equations shown in Section
2.1.1. (For the accuracy, refer to Appendix K.)

If checking the dependent time reset characteristic, use the output signal numbers 576 to 587
(_DEPRST). These signals output “1”(logic level) when the value of internal time delay
counter is down to “0” in Figure 6.5.2.1 “Dependent time reset characteristic in accordance with
IEC 60255-151”.

 213 
 6 F 2 S 0 8 9 7

Signal “_DEPRST” outputs “1”. Signal “_DEPRST” outputs “1”.

Figure 6.5.2.1 Dependent time reset characteristic

6.5.1.2 Directional characteristic test

The directional characteristic is checked as follows:

OC element for Models 40 and 42

The test circuit is shown in Figure 6.5.3.
GRD140-40 and -42
V
a TB2 -A1 Va
Three-phase
voltage
b -B1 Vb
source

c -A2 Vc
N -B2
A
Monitoring
 jack
0V
TB1 -1 Ia
A
Single-phase
-2
current
source

 TB2 -A9
DC
power
supply  -B9

(E)

DC
voltmeter

Figure 6.5.3 Testing OC Element

OC elements and their output signal number are shown in Section 6.5.1.1.

 214 
 6 F 2 S 0 8 9 7

The following shows the case when testing OC1.

 Select "Logic circuit" on the Test screen to display the "Logic circuit" screen.
 Enter the signal number to be observed at monitoring jack as shown in Section 6.5.1.
 Set the scheme switch [OC1-DIR] to “FWD”.
 Apply three-phase rated voltage and single-phase test current IT (= Ia).
Set IT to lag Vbc by OC characteristic angle OC . (The default setting of OC  is -45°.)
 Changing the magnitude of IT while retaining the phase angle with the voltages, and measure
the current at which the element operates. Check that the measured current magnitude is within
 5% of the current setting.

EF element
The test circuit is shown in Figure 6.5.4.
GRD140
V
TB1 or TB2 -(*)
Single-phase Residual voltage
voltage -(*)
source

A
 Monitoring
jack
Single-phase TB1 -(*) 0V
current A Ie or Ise
source
-(*)

DC  TB2 -A9
power
supply  -B9

DC
voltmeter

Note: Connect the terminal number of residual voltage input and residual current
input or zero sequence current input for SEF as shown in Table 3.2.1.

Figure 6.5.4 Testing EF and SEF Elements

EF elements and their output signal number are shown in Section 6.5.1.1.
The following shows the case when testing EF1.
 Select “Logic circuit” on the “Test menu” screen to display the “Logic circuit” screen.
 Enter the signal number to be observed at monitoring jack A as shown in Section 6.5.1.
 Set the scheme switch [EF1-DIR] to “FWD”.
 Apply the rated voltage VT (= V0) and single-phase test current IT.
Set IT to lag V0 by EF characteristic angle EF . (The default setting of EF  is -45°.)
 Changing the magnitude of IT while retaining the phase angle with the voltages, and measure
the current at which the element operates. Check that the measured current magnitude is within
 5% of the current setting.

 215 
 6 F 2 S 0 8 9 7

SEF element
The test circuit is shown in Figure 6.5.4.
SEF elements and their output signal number are shown in Section 6.5.1.1.
The following shows the case when testing SEF1.
 Select “Logic circuit” on the “Test menu” screen to display the “Logic circuit” screen.
 Enter the signal number to be observed at monitoring jack A as shown in Section 6.5.1.
 Set the scheme switch [SE1-DIR] to “FWD”.
 Apply the rated voltage VT (= V0) and single-phase test current IT (= Ise).
Set IT to lag V0 by SEF characteristic angle SE . (The default setting of SE  is 0°.)
 Changing the magnitude of IT while retaining the phase angle with the voltages, and measure
the current at which the element operates. Check that the measured current magnitude is within
 5% of the current setting.

6.5.1.3 Thermal overload element THM-A and THM-T

The testing circuit is same as the circuit shown in Figure 6.5.2.
The output signal of testing element is assigned to the monitoring jack A.
The output signal numbers of the elements are as follows:
Element Signal No.
THM-A 167
THM-T 168

 Set the scheme switch [THMRST]() to "ON".

Note (*): While the switch [THMRST] is set to "ON", the thermal state instantly resets to 0% when
applying the input current to 0 (zero).
 Enter the signal number to observe the operation at the monitoring jack A as shown in
Section 6.5.1.
 Apply a test current and measure the operating time. The magnitude of the test current
should be between 1.2  Is to 10  Is, where Is is the current setting.
CAUTION
After the setting of a test current, apply the test current after checking that the THM% has
become 0 on the "Metering" screen.
 Calculate the theoretical operating time using the characteristic equations shown in Section
2.1.5. Check that the measured operating time is within 5%.

6.5.1.4 Negative sequence overcurrent element NOC1 and NOC2

The testing circuit is shown in Figure 6.5.5.
The output signal of testing element is assigned to the monitoring jack A.
The output signal numbers of the elements are as follows:
Element Signal No.
NOC1 169
NOC2 171

 216 
 6 F 2 S 0 8 9 7

 Enter the signal number to observe the operation at the monitoring jack A as shown in
Section 6.5.1.
 Apply the three-phase balance current and the operating current value is checked by
increasing the magnitude of the current applied.
Check that the measured value is within 5% of the setting value.
GRD140
Ia TB1 -1
A
-2
Three-phase Ib
Current A -3
source -4
Ic
A -5
-6 A
Monitoring
jack
0V

 TB2 -A9
DC
power
supply  -B9

DC 
voltmeter
0V

Figure 6.5.5 Testing NOC elements

Directional characteristic test of NOC element

The test circuit is shown in Figure 6.5.6.
GRD140
V
Va TB2 -A1

Three-phase Vb
-B1
voltage
source
Vc
-A2
-B2
A
Monitoring
 jack
0V
Ia TB1 -1
A
-2
Three-phase Ib
Current A -3
source -4
Ic
A -5
-6

DC  TB2 -A9
power
supply  -B9

DC
voltmeter

Figure 6.5.6 Testing Directional Characteristic of NOC Element

 217 
 6 F 2 S 0 8 9 7

The following shows the case when testing NOC1.

 Select "Logic circuit" on the Test screen to display the "Logic circuit" screen.
 Enter the signal number to be observed at monitoring jack as shown in Section 6.5.1.
 Set the scheme switch [NC1-DIR] to “FWD”.
 Apply three-phase balance voltage and three-phase balance current.
Set Ia to lag Va by NOC characteristic angle NC . (The default setting of NC  is -45°.)
 Changing the magnitude of three-phase balance current while retaining the phase angle with
the voltages, and measure the current Ia at which the element operates. Check that the
measured current magnitude is within  5% of the current setting.

6.5.1.5 Broken conductor detection element BCD

The testing circuit is shown in Figure 6.5.7.
GRD140
Ia TB1 -1
A
-2
Three-phase Ib
Current A -3
source -4
Ic
A -5
-6
A
Monitoring
jack
0V
 TB2 -A9
DC
power
supply  -B9

DC 
voltmeter
0V

Figure 6.5.7 Testing BCD element

The output signal of testing element is assigned to the monitoring jack A.

The output signal numbers of the elements are as follows:
Element Signal No.
BCD 172

 Enter the signal number to observe the operation at the monitoring jack A as shown in
Section 6.5.1.
 Apply the three-phase balance current at 10% of the rated current and interrupt a phase
current.
Then, check the BCD element operates.

6.5.1.6 Cold load protection

The testing circuit is same as the circuit shown in Figure 6.5.1.
To check the cold load protection function, the scheme switch [CLPTST] in the "Switch" screen
on the "Test" menu is used. Test the item of OC1 shown in Section 6.5.1.1.

 218 
 6 F 2 S 0 8 9 7

 Set the scheme switch [CLPTST] to "S0".

Check that the OC1 operates at the setting value of normal setting group.
 Next, set the scheme switch [CLPTST] to "S3".
Check that the OC1 operates at the setting value of cold load setting of CLP-OC1.

6.5.1.7 Overvoltage and undervoltage elements

The testing circuit is shown in Figure 6.5.8.
GRD140
V TB2
 -(*)
Variable-
 A
-(*) Monitoring
Voltage source
jack
0V

 TB2 -A9
DC
power
supply  -B9

DC 
voltmeter
0V
(): Connect the terminal number corresponding to the testing element. Refer to Table 3.2.1.

Figure 6.5.8 Operating Value Test Circuit

The output signal of testing element is assigned to the monitoring jack A.

Overvoltage and undervoltage elements and their output signal number are listed below.
Element Signal No.
OV1-A 191
OV2-A 197
OV3-A 515
OV4-A 518
UV1-A 201
UV2-A 207
UV3-A 525
UV4-a 528
ZOV1 211
ZOV2 213

 Enter the signal number to observe the operation at the monitoring jack A as shown in
Section 6.5.1.

Operating value test of OV1, OV2, OV3, OV4, ZOV1, ZOV2

 Apply a rated voltage as shown in Figure 6.5.8.
 Increase the voltage and measure the value at which the element operates. Check that the
measured value is within  5% of the setting.

Operating value test of UV1, UV2, UV3, UV4

 Apply a rated voltage and frequency as shown Figure 6.5.8.

 219 
 6 F 2 S 0 8 9 7

 Decrease the voltage and measure the value at which the element operates. Check that the
measured value is within  5% of the setting.

Operating time check of OV1, UV1, ZOV1 IDMT curves

 Change the voltage from the rated voltage to the test voltage quickly and measure the
operating time.
 Calculate the theoretical operating time using the characteristic equations shown in Section
2.2.1 and 2.2.2. Check the measured operating time.

6.5.1.8 Negative sequence overvoltage element NOV1 and NOV2

The testing circuit is shown in Figure 6.5.9.
GRD140
V
Va TB2 -A1

Three-phase Vb
Voltage -B1
source
Vc
-A2
VN
-B2
A
Monitoring
jack
0V
 TB2 -A9
DC
power
supply  -B9

DC 
voltmeter
0V

Figure 6.5.9 Testing NOV elements

The output signal of testing element is assigned to the monitoring jack A.

The output signal numbers of the elements are as follows:
Element Signal No.
NOV1 214
NOV2 216

 Enter the signal number to observe the operation at the monitoring jack A as shown in
Section 6.5.1.
 Apply the three-phase balance voltage and the operating voltage value is checked by
increasing the magnitude of the voltage applied.
Check that the measured value is within 5% of the setting value.

Operating time check of NOV1 IDMT curve

 Change the voltage from the rated voltage to the test voltage quickly and measure the
operating time.
 Calculate the theoretical operating time using the characteristic equations shown in Section
2.2.4. Check the measured operating time.

 220 
 6 F 2 S 0 8 9 7

6.5.1.9 Frequency Elements

The testing circuit is shown in Figure 6.5.10.
GRD140
V f TB2
 -A1
Variable- A
Monitoring
Frequency /
 -B2 jack
Voltage source 0V

 TB2 -A9
DC
power
supply  -B9


DC
voltmeter


Figure 6.5.10 Operating Value Test Circuit

The output signal of testing element is assigned to the monitoring jack A.

Frequency elements and their output signal number are listed below.
Element Signal No.
FRQ1 218
FRQ2 219
FRQ3 220
FRQ4 221
FRQBLK 222

Overfrequency or underfrequency elements FRQ1 to FRQ4

 Enter the signal number to observe the operation at the monitoring jack A as shown in
Section 6.5.1.
 Apply a rated voltage and frequency as shown in Figure 6.5.10.
In case of overfrequency characteristic,
 Increase the frequency and measure the value at which the element operates. Check that the
measured value is within  0.005Hz of the setting.
In case of underfrequency characteristics,
 Decrease the frequency and measure the value at which the element operates. Check that
the measured value is within  0.005Hz of the setting.

Undervoltage block test, FRQBLK

 Apply a rated voltage and change the magnitude of frequency to operate an element.
 Keep the frequency that the element is operating, and change the magnitude of the voltage
applied from the rated voltage to less than FRQBLK setting voltage. And then, check that
the element resets.
6.5.1.10 Voltage and Synchronism Check Elements

The testing circuit is shown in Figure 6.5.11.

 221 
 6 F 2 S 0 8 9 7

GRD140
V f
 TB2 -A1
Single-phase VL
voltage  -B2
source
V f
 -A3 VB
Single-phase A
voltage  -B3 Monitoring
source jack
0V


 TB2 -A9
DC
power
supply  -B9


DC
voltmeter


Figure 6.5.11 Operating Voltage Value Test Circuit

Voltage and synchronism check elements and their output signal number are listed below.
Element Signal No.
OVB 534
UVB 536
OVL 533
UVL 535
SYN 532

Voltage check element OVB, UVB, OVL

 Select "Logic circuit" on the "Test" sub-menu screen to display the "Logic circuit" screen.
 Enter a signal number for the Term A line to observe at monitoring jack A and press the
ENTER key.

 Apply a rated voltage as shown in Figure 6.5.11.

OVB and UVB :
 Adjust the magnitude of the voltage applied to terminal TB2-A3 and -B3 and measure the
value at which the element operates. Check that the measured value is within  5% of the
setting.
OVL and UVL :
 Adjust the magnitude of the voltage applied to terminal TB-A1 and –B2 and measure the
value at which the element operates. Check that the measured value is within  5% of the
setting.

Synchronism check element SYN

 Select "Logic circuit" on the "Test" sub-menu screen to display the "Logic circuit" screen.

 222 
 6 F 2 S 0 8 9 7

 Enter a signal number 532 for the TermA line to observe at monitoring jack A and press the
ENTER key.

 Apply rated voltages VB and VL as shown Figure 6.5.11.

Voltage check:
 Set the [DfEN] to "OFF", and set the voltage to any value over the SYNOV setting. (The
default setting of SYNOV is 51 V.)
Whilst keeping VL in-phase with VB, increase the single-phase voltage VL from zero volts.
Measure the voltage at which the element operates. Check that the measured voltage is
within  5% of the SYNUV setting.
 Further increase VL and measure the voltage at that the element resets. Check that the
measured voltage is within 5% of the SYNOV setting.
 To check the SYNDV detector, set the VB to a fixed value and increase the VL from zero
volts. Measure the voltage at which the element operates. Check that | VL  VB| is within 
5% of the SYNDV setting.
Phase angle check:
 Set the [DfEN] to "OFF", and set VB and VL to any value between the SYNOV and
SYNUV settings keeping VB in-phase with VL. Then the SYN element operates.
 Shift the angle of VL from that of VB, and measure the angle at which the element resets.
 Check that the measured angle is within 5 of the SYN setting. (The default setting of
SYN is 30°.)
 Change VB and VL, and repeat the above.
Frequency difference check:
 Set the [DfEN] to "ON", and set VB and VL to a rated voltage and rated frequency. Then
the SYN element operates.
 Shift the frequency of VL and measure the frequency at which the element resets.
 Check that |(frequency of VL)  (frequency of VB)| is within 5% of the SYNDf setting.
(The default setting of SYNDf is 1.00Hz.)

 223 
 6 F 2 S 0 8 9 7

6.5.2 Protection Scheme

In the protection scheme tests, a dynamic test set is required to simulate power system pre-fault,
fault and post-fault conditions.
Tripping is observed with the tripping command output relays after a simulated fault occurs.

Circuit Breaker failure tripping

 Set the scheme switch [BTC] to "ON" and [RTC] to "DIR" or "OC".
 Apply a fault, retain it and input an external trip signal. Check that the retrip output relays
operate after the time setting of the TRTC and the adjacent breaker tripping output relay
operates after the time setting of the TBTC.

6.5.3 Metering and Recording

The metering function can be checked while testing the AC input circuit. See Section 6.4.4.
Fault recording can be checked while testing the protection schemes. Open the "Fault record"
screen and check that the descriptions are correct for the fault concerned.
Recording events are listed in Appendix D. There are internal events and external events by binary
input commands. Event recording on the external event can be checked by changing the status of
binary input command signals. Change the status in the same way as the binary input circuit test
(see Section 6.4.2) and check that the description displayed on the "Event record" screen is
correct. Some of the internal events can be checked in the protection scheme tests.
Disturbance recording can be checked while testing the protection schemes. The LCD display
only shows the date and time when a disturbance is recorded. Open the "Disturbance record"
screen and check that the descriptions are correct.
Details can be displayed on the PC. Check that the descriptions on the PC are correct. For details
on how to obtain disturbance records on the PC, see the RSM100 Manual.

 224 
 6 F 2 S 0 8 9 7

6.6 Conjunctive Tests

6.6.1 On Load Test

To check the polarity of the current and voltage transformers, check the load current, system
voltage and their phase angle with the metering displays on the LCD screen.
 Open the "Auto-supervision" screen check that no message appears.
 Open the following "Metering" screen from the "Status" sub-menu to check the above.
/ 3 C u r r e n t
I a   .   k A Not available for model 110 and APPL=1P setting in models 40 and 42.
   .  
I b   .   k A Not available for model 110 and APPL=1P and 2P settings in models 40 and 42.
   .  
I c   .   k A Not available for model 110 and APPL=1P setting in models 40 and 42.
   .  
I e   .   k A
   .  
I s e     .  A Not available for model 40.
   .  
I 1   .   k A Not available for model 110 and APPL=1P and 2P settings in models 40 and 42.
   .  
I 2   .   k A Not available for model 110 and APPL=1P and 2P settings in models 40 and 42.
   .  
I 0   .   k A Not available for model 110 and APPL=1P and 2P settings in models 40 and 42.
   .  
I 2 / I 1   .   Not available for model 110 and APPL=1P and 2P settings in models 40 and 42.
T H M    .  % Not available for model 110 and APPL=1P setting in models 40 and 42.
V a    .   k V Not available for model 110 and APPL=1P and 2P settings in models 40 and 42.
   .  
V b    .   k V Not available for model 110 and APPL=1P and 2P settings in models 40 and 42.
   .  
V c    .   k V Not available for model 110 and APPL=1P and 2P settings in models 40 and 42.
   .  
V e s    .   k V
   .  
V a b    .   k V Not available for model 110.
   .  
V b c    .   k V Not available for model 110.
   .  
V c a    .   k V Not available for model 110.
   .  
V 1    .   k V Not available for model 110.
   .  
V 2    .   k V Not available for model 110.
   .  
V 0    .   k V Not available for model 110.
   .  
f   .   H z Not available for model 110.
P F -  .    Not available for model 110. Total 3 phase power factor.
P -       k W Not available for model 110. Total 3 phase active power.
Q -       k v a r Not available for model 110. Total 3 phase reactive power.
S -       k V A Not available for model 110. Total 3 phase apparent power.

Note: The magnitude of current can be set in values on the primary side or on the secondary side by
the setting. (The default setting is the secondary side.)

 225 
 6 F 2 S 0 8 9 7

Directional check of Directional phase overcurrent element

The rightness of the polarity of directional phase overcurrent element is verified if current and
voltage values and their phase angle are all right in above metering check. Further, it can be also
checked as follows:
 Select “Direction” on the “Metering” screen to display “Direction” screen, and then the
direction of current is displayed. (See Section 4.2.4.1.) Check the direction of current is
correct.
Note: Not available for models 110 and APPL=1P and 2P settings in models 40 and 42.

Directional check of Directional earth fault element

The rightness of the polarity of directional earth fault element is verified if current and voltage
values and their phase angle are all right in above metering check. Further, if required, it can be
also checked as follows:
 Check the operation of this element by simulating the unbalanced condition of three phase
voltages and currents.
Note: Not available for APPL=1P and 2P settings in models 40 and 42.

CAUTION: Must block the tripping circuit while checking by simulating the unbalanced
condition. After checking, must return the connections to their original state.

6.6.2 Tripping and Reclosing Circuit Test

The tripping circuit including the circuit breaker is checked by forcibly operating the output relay
and monitoring the circuit breaker to confirm that it is tripped. Forcible operation of the output
relay is performed on the "Binary O/P " screen of the "Test" sub-menu as described in Section
6.4.3.

Tripping circuit
 Set the breaker to be closed.
 Select "Binary O/P" on the "Test" sub-menu screen to display the "Binary O/P" screen.
/ 2 B i n a r y O / P

B O 1 0 _
D i s a b l e / E n a b l e
B O 2 0 _
D i s a b l e / E n a b l e
B O 3 0 _
D i s a b l e / E n a b l e
B O 4 0 _
D i s a b l e / E n a b l e
B O 5 0 _
D i s a b l e / E n a b l e
B O 6 0 _
D i s a b l e / E n a b l e
B O 7 0 _ Not available for Models 401 and 421.
D i s a b l e / E n a b l e
H B O 1 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
H B O 2 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
H B O 3 0 _ Not available for Models 110, 400 and 420.

 226 
 6 F 2 S 0 8 9 7

D i s a b l e / E n a b l e
H B O 4 0 _ Not available for Models 110, 400 and 420.
D i s a b l e / E n a b l e
F A I L 0 _
D i s a b l e / E n a b l e
BO1 to BO7 and HBO1 to HBO4 are output relays with one normally open contact.

 Enter 1 for BO1 and press the ENTER key.

 Press the END key. Then the LCD displays the screen shown below.

O p e r a t e ?
E N T E R = Y C A N C E L = N

 Keep pressing the ENTER key to operate the output relay BO1 and check that the A-phase
breaker is tripped.
 Stop pressing the ENTER key to reset the operation.

 Repeat the above for BOs.

Reclosing circuit
 Ensure that the circuit breaker is open.
 Select "Binary O/P" on the "Test" sub-menu screen to display the "Binary O/P" screen.
 Select the BO number which is an autoreclose command output relay with one normally open
contact.
Note: The autoreclose command is assigned to any of the output relays by the user setting
 Operate the BO by the same manner as above.

 227 
 6 F 2 S 0 8 9 7

6.7 Maintenance
6.7.1 Regular Testing
The relay is almost completely self-supervised. The circuits that can not be supervised are binary
input and output circuits and human interfaces.
Therefore, regular testing is minimised to checking the unsupervised circuits. The test procedures
are the same as described in Sections 6.4.1, 6.4.2 and 6.4.3.

6.7.2 Failure Tracing and Repair

Failures will be detected by automatic supervision or regular testing.
When a failure is detected by supervision, a remote alarm is issued with the binary output relay of
FAIL and the failure is indicated on the front panel with LED indicators or LCD display. It is also
recorded in the event record.
Failures detected by supervision are traced by checking the "Err: " screen on the LCD. Table 6.7.1
shows LCD messages and failure locations.
The locations marked with (1) have a higher probability than locations marked with (2).

Table 6.7.1 LCD Message and Failure Location

Message Failure location
CB or
Relay Unit AC cable PLC, IEC61850 data
cable
Err: SUM (Flash memory)
Err: ROM (ROM data)
Err: RAM (SRAM)
Err: CPU (CPU)
Err: Invalid 
Err: NMI 
Err: BRAM (Backup RAM)
Err: EEP (EEPROM)
Err: A/D (A/D converter)
Err: SP (Sampling)
Err: DC (DC power supply circuit)
Err: TC (Tripping circuit)(1)  (2)
Err: CT, Err: V0, Err: V2  (AC input circuit)(1)  (2)
Err: CB  (Circuit breaker)(1)  (2)
Err: CTF  (AC input circuit)(2)  (1)
Err: VTF1, Err: VTF2  (AC input circuit)(2)  (1)
Err: PLC (PLC data)
Err: MAP (IEC61850 mapping data)
Err: RTC (SNTP setting)
Err: LAN (Ethernet LAN)
Err: GOOSE (GOOSE subscribe)
Err: Ping (Ping response)
( ): Probable failure location in the relay unit including its peripheral circuits.

If no message is shown on the LCD, this means that the failure location is either in the DC power

 228 
 6 F 2 S 0 8 9 7

supply circuit or in the microprocessors. If the "ALARM" LED is off, the failure is in the DC
power supply circuit. If the LED is lit, the failure is in the microprocessors. Replace the relay unit
in both cases after checking if the correct DC voltage is applied to the relay.

If a failure is detected by automatic supervision or regular testing, replace the failed relay unit.
Note: When a failure or an abnormality is detected during the regular test, confirm the following
first:
- Test circuit connections are correct.
- Modules are securely inserted in position.
- Correct DC power voltage is applied.
- Correct AC inputs are applied.
- Test procedures comply with those stated in the manual.

6.7.3 Replacing Failed Relay Unit

If the failure is identified to be in the relay unit and the user has a spare relay unit, the user can
recover the protection by replacing the failed relay unit.
Repair at the site should be limited to relay unit replacement. Maintenance at the component level
is not recommended.
Check that the replacement relay unit has an identical Model Number and relay version (software
type form) as the removed relay.
The Model Number is indicated on the front of the relay. For the relay version, see Section 4.2.5.1.

Replacing the relay unit

CAUTION After replacing the relay unit, check the settings.

The procedure of relay withdrawal and insertion is as follows:

 Switch off the DC power supply.
WARNING Hazardous voltage may remain in the DC circuit just after switching off the
DC power supply. It takes about 30 seconds for the voltage to discharge.
 Disconnect the trip outputs.
 Short-circuit all AC current inputs. Open all AC voltage inputs.
 Unscrew the relay front cover.
 Unscrew the binding screw on the handle.
 To remove the relay unit from its case, pull up the handle and pull the handle towards you. (See
Figure 6.7.1.)
 Insert the (spare) relay unit in the reverse procedure.
CAUTION To avoid risk of damage:
 Keep the handle up when inserting the relay unit into the case.
 Do not catch the handle when carrying the relay unit.
 Check that the relay unit and its case have the identical Model Number
when inserting the relay unit.

 229 
 6 F 2 S 0 8 9 7

IN SERVICE IN SERVICE
TRIP VIEW TRIP VIEW
ALARM ALARM

RESET RESET

A B 0V CAN ENTER A B 0V CAN ENTER

CEL CEL

END END
Handle
Pull up handle

Bind screw

Figure 6.7.1 Handle of Relay Unit

6.7.4 Resumption of Service

After replacing the failed relay unit or repairing failed external circuits, take the following
procedures to restore the relay to the service.
 Switch on the DC power supply and confirm that the "IN SERVICE" green LED is lit and the
"ALARM" red LED is not lit.
 Supply the AC inputs and reconnect the trip outputs.

6.7.5 Storage

The spare relay should be stored in a dry and clean room. Based on IEC Standard 60255-6 the
storage temperature should be 25C to +70C, but the temperature of 0C to +40C is
recommended for long-term storage.

 230 
 6 F 2 S 0 8 9 7

7. Putting Relay into Service

The following procedure must be adhered to when putting the relay into service after finishing the
commissioning tests or maintenance tests.
 Check that all the external connections are correct.
 Check the settings of all measuring elements, timers, scheme switches, recordings and clock
are correct.
In particular, when settings are changed temporarily for testing, be sure to restore them.
 Clear any unnecessary records on faults, alarms, events, disturbances and counters which are
recorded during the tests.
 Press the VIEW key and check that no failure message is displayed on the "Alarm view"
screen.
 Check that the green "IN SERVICE" LED is lit and no other LEDs are lit on the front panel.

 231 
 6 F 2 S 0 8 9 7

 232 
 6 F 2 S 0 8 9 7

Appendix A
Programmable Reset Characteristics
and Implementation of Thermal Model
to IEC60255-8

 233 
 6 F 2 S 0 8 9 7

Programmable Reset Characteristics

The overcurrent stages for phase and earth faults, OC and EF, each have a programmable reset feature.
Resetting may be instantaneous, definite time delayed, or, in the case of IEEE/US curves, inverse time
delayed.
Instantaneous resetting is normally applied in multi-shot auto-reclosing schemes, to ensure correct
grading between relays at various points in the scheme. On the other hand, the inverse reset
characteristic is particularly useful to provide correct co-ordination with an upstream induction disc type
overcurrent relay.
The definite time delayed reset characteristic may be used to provide faster clearance of intermittent
(‘pecking’ or ‘flashing’) fault conditions. An example of where such phenomena may be experienced is
in plastic insulated cables, where the fault energy melts the cable insulation and temporarily
extinguishes the fault, after which the insulation again breaks down and the process repeats.
An inverse time overcurrent protection with instantaneous resetting cannot detect this condition until the
fault becomes permanent, thereby allowing a succession of such breakdowns to occur, with associated
damage to plant and danger to personnel. If a definite time reset delay of, for example, 60 seconds is
applied, on the other hand, the inverse time element does not reset immediately after each successive
fault occurrence. Instead, with each new fault inception, it continues to integrate from the point reached
during the previous breakdown, and therefore operates before the condition becomes permanent. Figure
A-1 illustrates this theory.

Intermittent
Fault Condition

TRIP LEVEL

Inverse Time Relay

with Instantaneous
Reset

RX
RX

Inverse Time Relay

with Definite Time
Reset
Delayed Reset

Figure A-1

 234 
 6 F 2 S 0 8 9 7

Implementation of Thermal Model to IEC60255-8

Heating by overload current and cooling by dissipation of an electrical system follow exponential time
constants. The thermal characteristics of the electrical system can be shown by equation (1).
I2  t 
 = 1  e    100% (1)
I AOL 
2 

where:
 = thermal state of the system as a percentage of allowable thermal capacity,
I = applied load current,
IAOL = allowable overload current of the system,
 = thermal time constant of the system.
The thermal stateθis expressed as a percentage of the thermal capacity of the protected system, where
0% represents the cold state and 100% represents the thermal limit, that is the point at which no further
temperature rise can be safely tolerated and the system should be disconnected. The thermal limit for
any given electrical plant is fixed by the thermal setting IAOL. The relay gives a trip output when θ =
100%.
If current I is applied to a cold system, then  will rise exponentially from 0% to (I2/IAOL2 × 100%), with time
constant , as in Figure A-2. If  = 100%, then the allowable thermal capacity of the system has been reached.

 (%)

100%

I2 2  100%
I AOL

2  t 
  I I 2 1  e 

 100 %
AOL

t (s)
Figure A-2

A thermal overload protection relay can be designed to model this function, giving tripping times
according to the IEC60255-8 ‘Hot’ and ‘Cold’ curves.
 I2 
t =τ·Ln  2 2  (1) ····· Cold curve
 I  I AOL 

 I2  I 2 
t =τ·Ln  2 2P  (2) ····· Hot curve
 I  I AOL 

where:

 235 
 6 F 2 S 0 8 9 7

IP = prior load current.

In fact, the cold curve is simply a special case of the hot curve where prior load current IP = 0, catering
for the situation where a cold system is switched on to an immediate overload.
Figure A-3 shows a typical thermal profile for a system which initially carries normal load current, and
is then subjected to an overload condition until a trip results, before finally cooling to ambient
temperature.

() Overload Current

Condition Trip at 100%

100%

Normal Load
Current Condition Cooling Curve

t (s)

Figure A-3

 236 
 6 F 2 S 0 8 9 7

Appendix B
Directional Earth Fault Protection and
Power System Earthing

 237 
 6 F 2 S 0 8 9 7

Directional Earth Fault Protection and Power System Earthing

Power systems may be solidly earthed, impedance earthed or unearthed (insulated). Depending
on the method used, faults to earth have widely differing characteristics, and so methods of earth
fault protection differ greatly between the various types of system.

1. Solidly earthed systems

In a solidly earthed system the neutral points of the power transformers are connected directly to
earth, for the purposes of reducing overvoltages and facilitating fault detection. The
disadvantage of solid earthing is that fault currents can be very high, and must be disconnected
quickly.
Since the impedance of the source is normally very low, fault current varies greatly in
magnitude depending on the location of the fault. Selective isolation of a faulty section is
therefore possible via time/current graded earth fault overcurrent protection. Fault current is
detected by measuring the system residual current.
On an interconnected system, where fault current can flow in either direction, then directional
earth fault relays are applied. The fault causes a residual voltage to be generated, and this can be
used for directional polarization. Residual current and voltage can be measured as shown in
Figure B-1.
Residual current IR is equal in magnitude and direction to the fault current. It typically lags the
faulted phase voltage by a considerable angle due to the reactance of the source. Directional
control is achieved by polarising against the system residual voltage, which may be found either
by summating the phase voltages, or it may be extracted from the open delta connected
secondary (or tertiary) winding of a five limb VT, as shown in the diagram.
A directional earth fault relay protecting a solidly earthed system is normally connected to
measure VR inverted. If GRD140 is applied to derive residual voltage from the phase voltages
then the inversion of VR is performed internally.

A
F

51N

67

V an

IR
Pre- Ia V an Post-fault
fault Earth
n
n
V cn V bn V cn V bn
VR

Figure B-1 Directional Earth Fault Protection for Solidly Earthed Systems

 238 
 6 F 2 S 0 8 9 7

The relay characteristic angle setting is applied to compensate for lag of the fault current.
Generally accepted angle settings are -45 for solidly earthed distribution systems and -60 for
transmission systems.
Due to system imbalances and measuring tolerances, small levels of residual voltage can be
present during normal operating conditions. Therefore, GRD140 provides a voltage threshold
which must be exceeded before the directional protection will operate. Although this threshold is
user programmable, most applications will be satisfied by the default setting of 3V.

2. Unearthed (insulated) systems

An insulated system has no intentional connection to earth, although all systems are in fact
earthed by natural capacitive coupling. Fault current is very low, being made up of capacitive
charging currents, thus limiting damage to plant. However, high steady-state and transient
overvoltages are produced, and selective isolation of faults is difficult.
An earth fault on an ungrounded system causes a voltage shift between the neutral point and
earth, and the fault can be detected by measuring this shift. So called neutral voltage
displacement protection is commonly applied but, unfortunately, the shift in voltage is
essentially the same throughout the system and so this method cannot selectively isolate a
faulted section.
The method of directional earth fault protection described previously for solidly earthed systems
cannot be used in the case of insulated systems because of the absence of real fault current.
However, an alternative method can be applied, using GRD140 directional sensitive earth fault
protection. The relay must be connected using a core balance CT, to measure the flow of
capacitive charging currents, which become unbalanced in the event of a fault.
A phase to earth fault effectively short circuits that phase’s capacitance to earth for the whole
system, thus creating an unbalance in the charging currents for all feeders connected to the
system. The resulting fault current is made up of the sum of the combined residual charging
currents for both the faulty and healthy feeders.

 239 
 6 F 2 S 0 8 9 7

51N 51N

IF

IU2 IU1

-VR
IU3+....

Healthy Faulty
feeder V an Earth (e) feeder

IR1
V an
Ib IU1
IU2(=IR2) IU1
n Ic IF=IU1+IU2+IU3+... n

V cn V bn V cn V bn

Figure B-2 Residual Current Flow in an Unearthed System

It can be shown that the residual current measured in the faulty feeder is 180 out of phase with
that in the healthy feeder, as illustrated in Figure B-2 This fact can be used to apply a GRD140
directional sensitive earth fault relay. The polarising voltage used for directional earth fault
relays is normally -VR (the residual voltage inverted), and it can be seen that the residual current
(IR1) for the faulty feeder leads this voltage by 90. For the healthy feeders the residual current
lags the voltage by 90. Therefore, the GRD140 sensitive earth fault protection should be
applied with a characteristic angle of +90 so as to provide discriminatory protection.
The residual current in the faulted phase is equal to three times the per phase charging current,
and the sensitive earth fault element should be set well below this value to ensure operation
(30% of this value is typical).

3. Impedance earthing

In between the two extremes of solidly earthed and unearthed systems there are a variety of
compromise solutions, which normally involve connecting the system neutrals to earth via a
resistance or reactance.

3a. Resistance earthing

In the case of resistance earthed systems, GRD140 directional earth fault relays can normally be
applied in a similar manner to that for solidly earthed systems, with the exceptions that current
settings will be lower and the characteristic angle setting will probably be different. In the event
of a fault, it is the resistance in the neutral which predominates in the source impedance, and so
the residual current lags its polarising voltage by a much smaller angle. Characteristic angle

 240 
 6 F 2 S 0 8 9 7

settings of -15 or 0 are common.

3b. Reactance earthing

Reactance earthed systems are also common in many countries. A special case of this method is
known as Petersen coil, or resonant, earthing. The inductance in the neutral is chosen to cancel
the total capacitance of the system so that no current flows into an earth fault.
Directional sensitive earth fault protection can again be applied by detecting the unbalance in
charging currents. It can be shown that the residual current distribution for healthy and faulty
feeders is as illustrated in Figure B-3.
In the case of the healthy feeder, the residual current lags the polarising voltage (-VR) by more
than 90, while for the faulty feeder, the angle is less than 90. GRD140 directional sensitive
earth fault protection can be applied, with a 0 characteristic angle. Note that the SEF boundary
of directional operation should be set to 90. The residual current for the healthy feeder then
falls in the restraint zone, while for the faulty feeder it lies in the operate zone, thus providing
selective isolation of the fault.

-V R -V R

Healthy Faulty
feeder Earth (e) feeder

V an V an IR1
Operate Zone
n Restraint Zone n
IR2
V cn V cn V bn
V bn

Figure B-3 Residual Current Flow in a Resonant Earthed System

3c. Reactance Earthing and Residual Power Control

GRD140 can provide an additional restraint on operation by the (optional) residual power
control feature. The active component of residual power can be calculated as follows:
PR   I R  V R  cos 
where  is the phase angle between the residual current (IR) and the polarising voltage (-VR).
It is clear from Figure B-3 that this value will be positive when measured at the faulty feeder and
negative anywhere else. GRD140 directional sensitive earth fault protection can be applied with
a power threshold such that operation is permitted when residual power exceeds the setting and
is in the operate direction.

 241 
 6 F 2 S 0 8 9 7

 242 
 6 F 2 S 0 8 9 7

Appendix C
Signal List

 243 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

0 CONSTANT_0 constant 0
1 CONSTANT_1 constant 1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80

 244 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101 OC1-A OC1-A relay element output
102 OC1-B OC1-B relay element output
103 OC1-C OC1-C relay element output
104 OC1-A_INST OC1-A relay element start
105 OC1-B_INST OC1-B relay element start
106 OC1-C INST OC1-C relay element start
107 OC2-A OC2-A relay element output
108 OC2-B OC2-B relay element output
109 OC2-C OC2-C relay element output
110 OC2-A_INST OC2-A relay element start
111 OC2-B_INST OC2-B relay element start
112 OC2-C_INST OC2-C relay element start
113 OC3-A OC3-A relay element output
114 OC3-B OC3-B relay element output
115 OC3-C OC3-C relay element output
116 OC4-A OC4-A relay element output
117 OC4-B OC4-B relay element output
118 OC4-C OC4-C relay element output
119 OC1-A_HS High speed output of OC1-A relay
120 OC1-B_HS High speed output of OC1-B relay
121 OC1-C_HS High speed output of OC1-C relay
122
123
124
125
126
127
128
129
130
131 EF1 EF1 relay element output
132 EF1_INST EF1 relay element start
133 EF2 EF2 relay element output
134 EF2_INST EF2 relay element start
135 EF3 EF3 relay element output
136 EF4 EF4 relay element output
137 CUR-REV_DET. Current reversal detection.
138 EF1_HS High speed output of EF1 relay
139
140
141 SEF1 SEF1 relay element output
142 SEF1_INST SEF1 relay element start
143 SEF2 SEF2 relay element output
144 SEF2_INST SEF2 relay element start
145 SEF3 SEF3 relay element output
146 SEF4 SEF4 relay element output
147 SEF1_HS High speed output of SEF1 relay
148 RPF Residual power forward element
149 RPR Residual power reverse element
150 ICD-A Inrush current detector
151 ICD-B Inrush current detector
152 ICD-C Inrush current detector
153
154
155
156
157
158
159
160

 245 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

161 UC1-A UC1-A relay element output
162 UC1-B UC1-B relay element output
163 UC1-C UC1-C relay element output
164 UC2-A UC2-A relay element output
165 UC2-B UC2-B relay element output
166 UC2-C UC2-C relay element output
167 THM-A THERMAL Alarm relay element output
168 THM-T THERMAL Trip relay element output
169 NOC1 NOC1 relay element output
170 NOC1_INST NOC1 relay element start
171 NOC2 NOC2 relay element output
172 BCD BCD relay element output
173 CBF-A CBF-A relay element output
174 CBF-B CBF-B relay element output
175 CBF-C CBF-C relay element output
176 ICLDO-A ICLDO-A relay (OC relay) element output used in "CLP scheme"
177 ICLDO-B ICLDO-B relay (OC relay) element output used in "CLP scheme"
178 ICLDO-C ICLDO-C relay (OC relay) element output used in "CLP scheme"
179 OC-A_DIST OC-A relay for disturbance record
180 OC-B_DIST OC-B relay for disturbance record
181 OC-C_DIST OC-C relay for disturbance record
182 EF_DIST EF relay for disturbance record
183 SEF_DIST SEF relay for disturbance record
184 NOC_DIST NOC relay for disturbance record
185 NOC2_INST NOC2 relay element start
186
187
188
189
190
191 OV1-A OV1-A relay element output
192 OV1-B OV1-B relay element output
193 OV1-C OV1-C relay element output
194 OV1-A_INST OV1-A relay element start
195 OV1-B_INST OV1-B relay element start
196 OV1-C_INST OV1-C relay element start
197 OV2-A OV2-A relay element output
198 OV2-B OV2-B relay element output
199 OV2-C OV2-C relay element output
200
201 UV1-A UV1-A relay element output
202 UV1-B UV1-B relay element output
203 UV1-C UV1-C relay element output
204 UV1-A_INST UV1-A relay element start
205 UV1-B_INST UV1-B relay element start
206 UV1-C_INST UV1-C relay element start
207 UV2-A UV2-A relay element output
208 UV2-B UV2-B relay element output
209 UV2-C UV2-C relay element output
210
211 ZOV1 ZOV1 relay element ouput
212 ZOV1_INST ZOV1 relay element start
213 ZOV2 ZOV2 relay element ouput
214 NOV1 NOV1 relay element ouput
215 NOV1_INST NOV1 relay element start
216 NOV2 NOV2 relay element ouput
217 UVBLK UV blocked element operating
218 FRQ1 FRQ1 relay element ouput
219 FRQ2 FRQ2 relay element ouput
220 FRQ3 FRQ3 relay element ouput
221 FRQ4 FRQ4 relay element ouput
222 FRQBLK FRQ blocked element operating
223 ZOV2_INST ZOV2 relay element start
224 NOV2_INST NOV2 relay element start
225 DFRQ1 DFRQ1 relay element ouput
226 DFRQ2 DFRQ2 relay element ouput
227 DFRQ3 DFRQ3 relay element ouput
228 DFRQ4 DFRQ4 relay element ouput
229
230
231 EFCF EF element for CTF detection
232 ZOVCF ZOV element for CTF detection
233 UVVF-A UV-A element for VTF detection
234 UVVF-B UV-B element for VTF detection
235 UVVF-C UV-C element for VTF detection
236 UVVF-OR UV-OR element for VTF detection
237 OCDVF-A OCD-A element for VTF detection
238 OCDVF-B OCD-B element for VTF detection
239 OCDVF-C OCD-C element for VTF detection
240 OCDVF-OR OCD-OR element for VTF detection

 246 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

241 ZOVVF ZOV element for VTF detection
242 EFVF EF element for VTF detection
243 OC_COORD-A OC-A coordination element
244 OC_COORD-B OC-B coordination element
245 OC_COORD-C OC-C coordination element
246 EF_COORD EF coordination element
247 SEF_COORD SEF coordination element
248 ZOV_DIST ZOV relay for disturbance record
249 NOV_DIST NOV relay for disturbance record
250 OV-A_DIST OV-A relay for disturbance record
251 OV-B_DIST OV-B relay for disturbance record
252 OV-C_DIST OV-C relay for disturbance record
253 UV-A_DIST UV-A relay for disturbance record
254 UV-B_DIST UV-B relay for disturbance record
255 UV-C_DIST UV-C relay for disturbance record
256
257
258
259
260
261 OC1_TRIP OC1 trip command
262 OC1-A_TRIP OC1 trip command (A Phase)
263 OC1-B_TRIP OC1 trip command (B Phase)
264 OC1-C_TRIP OC1 trip command (C Phase)
265 OC2_TRIP OC2 trip command
266 OC2-A_TRIP OC2 trip command (A Phase)
267 OC2-B_TRIP OC2 trip command (B Phase)
268 OC2-C_TRIP OC2 trip command (C Phase)
269 OC3_TRIP OC3 trip command
270 OC3-A_TRIP OC3 trip command (A Phase)
271 OC3-B_TRIP OC3 trip command (B Phase)
272 OC3-C_TRIP OC3 trip command (C Phase)
273 OC4_ALARM OC4 alarm command
274 OC4-A_ALARM OC4 alarm command (A Phase)
275 OC4-B_ALARM OC4 alarm command (B Phase)
276 OC4-C_ALARM OC4 alarm command (C Phase)
277
278
279
280
281 EF1_TRIP EF1 trip command
282 EF2_TRIP EF2 trip command
283 EF3_TRIP EF3 trip command
284 EF4_ALARM EF4 alarm command
285 EF1_CARRIER EF1 carrier command
286 EF2_CARRIER EF2 carrier command
287 EF3_CARRIER EF3 carrier command
288 EF4_CARRIER EF4 carrier command
289
290
291 SEF1-S1_TRIP SEF1 Stage1 trip command
292 SEF1-S2_TRIP SEF1 Stage2 trip command
293 SEF2_TRIP SEF2 trip command
294 SEF3_TRIP SEF3 trip command
295 SEF4_ALARM SEF4 alarm command
296
297
298
299
300
301 UC1_TRIP UC1 trip command
302 UC1-A_TRIP UC1 trip command (A Phase)
303 UC1-B_TRIP UC1 trip command (B Phase)
304 UC1-C_TRIP UC1 trip command (C Phase)
305 UC2_ALARM UC2 alarm command
306 UC2-A_ALARM UC2 alarm command (A Phase)
307 UC2-B_ALARM UC2 alarm command (B Phase)
308 UC2-C_ALARM UC2 alarm command (C Phase)
309 THM_ALARM Thermal alarm command
310 THM_TRIP Thermal trip command
311 NOC1_TRIP NOC1 trip command
312 NOC2_ALARM NOC2 alarm command
313 BCD_TRIP BCD trip command
314 CBF_RETRIP CBF retrip command
315 CBF_RETRIP-A CBF retrip command(A Phase)
316 CBF_RETRIP-B CBF retrip command(B Phase)
317 CBF_RETRIP-C CBF retrip command(C Phase)
318 CBF_TRIP CBF back trip command
319 CBF_TRIP-A CBF back trip command(A Phase)
320 CBF_TRIP-B CBF back trip command(B Phase)

 247 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

321 CBF_TRIP-C CBF back trip command(C Phase)
322 CBF_OP-A CBF start signal (A phase)
323 CBF_OP-B CBF start signal (B phase)
324 CBF_OP-C CBF start signal (C phase)
325
326
327
328
329
330
331 OV1_TRIP OV1 trip command
332 OV1-A_TRIP OV1 trip command(Phase-A)
333 OV1-B_TRIP OV1 trip command(Phase-B)
334 OV1-C_TRIP OV1 trip command(Phase-C)
335 OV2_TRIP OV2 trip command
336 OV2-A_TRIP OV2 trip command(Phase-A)
337 OV2-B_TRIP OV2 trip command(Phase-B)
338 OV2-C_TRIP OV2 trip command(Phase-C)
339
340
341 UV1_TRIP UV1 trip command
342 UV1-A_TRIP UV1 trip command(Phase-A)
343 UV1-B_TRIP UV1 trip command(Phase-B)
344 UV1-C_TRIP UV1 trip command(Phase-C)
345 UV2_TRIP UV2 trip command
346 UV2-A_TRIP UV2 trip command(Phase-A)
347 UV2-B_TRIP UV2 trip command(Phase-B)
348 UV2-C_TRIP UV2 trip command(Phase-C)
349
350
351 ZOV1_TRIP ZOV1 trip command
352 ZOV2_ALARM ZOV2 alarm command
353 NOV1_TRIP NOV1 trip command
354 NOV2_ALARM NOV2 alarm command
355 FRQ_TRIP FRQ trip command
356 FRQ1_TRIP FRQ1 trip command
357 FRQ2_TRIP FRQ2 trip command
358 FRQ3_TRIP FRQ3 trip command
359 FRQ4_TRIP FRQ4 trip command
360 DFRQ1_TRIP DFRQ1 trip command
361 DFRQ2_TRIP DFRQ2 trip command
362 DFRQ3_TRIP DFRQ3 trip command
363 DFRQ4_TRIP DFRQ4 trip command
364
365
366
367
368
369
370
371 GEN.TRIP General trip command
372 GEN.TRIP-A General trip command (A Phase)
373 GEN.TRIP-B General trip command (B Phase)
374 GEN.TRIP-C General trip command (C Phase)
375 GEN.TRIP-N General trip command (N Phase)
376 CLP_STATE0 Cold Load Protection State
377 CLP_STATE1 Cold Load Protection State
378 CLP_STATE2 Cold Load Protection State
379 CLP_STATE3 Cold Load Protection State
380 GEN.ALARM General alarm command
381 GEN.ALARM-A General alarm command (A Phase)
382 GEN.ALARM-B General alarm command (B Phase)
383 GEN.ALARM-C General alarm command (C Phase)
384 GEN.ALARM-N General alarm command (N Phase)
385 CTF CT failure detection
386 VTF VT failure detection
387 VTF1 VT failure detection 1
388 VTF2 VT failure detection 2
389 CB_CLOSE CB closed status
390 CB_OPEN CB opened status
391
392
393
394
395
396
397
398
399
400 ARC_BLK_OR Auto-Reclosing block

 248 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

401 ARC_READY_T Auto-Reclosing ready condition
402 ARC_IN-PROG Auto-Reclosing in-progress conditon
403 ARC_SHOT Auto-Reclosing shot
404 ARC_SHOT1 Auto-Reclosing shot of number1
405 ARC_SHOT2 Auto-Reclosing shot of number2
406 ARC_SHOT3 Auto-Reclosing shot of number3
407 ARC_SHOT4 Auto-Reclosing shot of number4
408 ARC_SHOT5 Auto-Reclosing shot of number5
409 ARC_FT Auto-Reclosing failed (Final trip)
410 ARC_SUCCESS Auto-Reclosing succeed
411 ARC_COORD Auto-Reclosing coordination
412 VCHK Voltage check for ARC
413 VCHK_SYN ditto
414 VCHK_LBDL ditto
415 VCHK_DBLL ditto
416 VCHK_DBDL ditto
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431 OV3_TRIP OV3 trip command
432 OV3-A_TRIP OV3 trip command(Phase-A)
433 OV3-B_TRIP OV3 trip command(Phase-B)
434 OV3-C_TRIP OV3 trip command(Phase-C)
435 OV4_ALARM OV4 alarm command
436 OV4-A_ALARM OV4 alarm command(Phase-A)
437 OV4-B_ALARM OV4 alarm command(Phase-B)
438 OV4-C_ALARM OV4 alarm command(Phase-C)
439 UV3_TRIP UV3 trip command
440 UV3-A_TRIP UV3 trip command(Phase-A)
441 UV3-B_TRIP UV3 trip command(Phase-B)
442 UV3-C_TRIP UV3 trip command(Phase-C)
443 UV4_ALARM UV4 alarm command
444 UV4-A_ALARM UV4 alarm command(Phase-A)
445 UV4-B_ALARM UV4 alarm command(Phase-B)
446 UV4-C_ALARM UV4 alarm command(Phase-C)
447 OC1-OR OC1 relay (3PHASE OR)
448 OC2-OR OC2 relay (3PHASE OR)
449 OC3-OR OC3 relay (3PHASE OR)
450 OC4-OR OC4 relay (3PHASE OR)
451 OC1_INST-OR OC1_INST relay (3PHASE OR)
452 OC2_INST-OR OC2_INST relay (3PHASE OR)
453 UC1-OR UC1 relay (3PHASE OR)
454 UC2-OR UC2 relay (3PHASE OR)
455 CBF-OR CBF relay (3PHASE OR)
456 OV1-OR OV1 relay (3PHASE OR)
457 OV2-OR OV2 relay (3PHASE OR)
458 OV3-OR OV3 relay (3PHASE OR)
459 OV4-OR OV4 relay (3PHASE OR)
460 OV1_INST-OR OV1_INST relay (3PHASE OR)
461 OV2_INST-OR OV2_INST relay (3PHASE OR)
462 UV1-OR UV1 relay (3PHASE OR)
463 UV2-OR UV2 relay (3PHASE OR)
464 UV3-OR UV3 relay (3PHASE OR)
465 UV4-OR UV4 relay (3PHASE OR)
466 UV1_INST-OR UV1_INST relay (3PHASE OR)
467 UV2_INST-OR UV2_INST relay (3PHASE OR)
468 ICD-OR ICD (3PHASE OR)
469
470
471 BO1_OP Binary output 1
472 BO2_OP Binary output 2
473 BO3_OP Binary output 3
474 BO4_OP Binary output 4
475 BO5_OP Binary output 5
476 BO6_OP Binary output 6
477 BO7_OP Binary output 7
478
479
480

 249 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512 OV2-A_INST OV2-A relay element start
513 OV2-B_INST OV2-B relay element start
514 OV2-C_INST OV2-C relay element start
515 OV3-A OV3-A relay element output
516 OV3-B OV3-B relay element output
517 OV3-C OV3-C relay element output
518 OV4-A OV4-A relay element output
519 OV4-B OV4-B relay element output
520 OV4-C OV4-C relay element output
521
522 UV2-A_INST UV2-A relay element start
523 UV2-B_INST UV2-B relay element start
524 UV2-C_INST UV2-C relay element start
525 UV3-A UV3-A relay element output
526 UV3-B UV3-B relay element output
527 UV3-C UV3-C relay element output
528 UV4-A UV4-A relay element output
529 UV4-B UV4-B relay element output
530 UV4-C UV4-C relay element output
531
532 SYN Voltage check relay for ARC
533 OVL ditto
534 OVB ditto
535 UVL ditto
536 UVB ditto
537
538 OC1-A_RST OC1 relay element definite time reset
539 OC1-B_RST ditto
540 OC1-C_RST ditto
541 OC2-A_RST OC2 relay element definite time reset
542 OC2-B_RST ditto
543 OC2-C_RST ditto
544 EF1_RST EF1 relay element definite time reset
545 EF2_RST EF2 relay element definite time reset
546 SEF1_RST SEF1 relay element definite time reset
547 SEF2_RST SEF2 relay element definite time reset
548 NOC1_RST NOC1 relay element definite time reset
549 NOC2_RST NOC2 relay element definite time reset
550 OV1-A_RST OV1 relay element definite time reset
551 OV1-B_RST ditto
552 OV1-C_RST ditto
553 OV2-A_RST OV2 relay element definite time reset
554 OV2-B_RST ditto
555 OV2-C_RST ditto
556 UV1-A_RST UV1 relay element definite time reset
557 UV1-B_RST ditto
558 UV1-C_RST ditto
559 UV2-A_RST UV2 relay element definite time reset
560 UV2-B_RST ditto

 250 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

561 UV2-C_RST ditto
562 ZOV1_RST ZOV1 relay element definite time reset
563 ZOV2_RST ZOV2 relay element definite time reset
564 NOV1_RST NOV1 relay element definite time reset
565 NOV2_RST NOV2 relay element definite time reset
566 UVBLK-A UV blocked element operating
567 UVBLK-B ditto
568 UVBLK-C ditto
569
570
571
572
573
574
575
576 OC1-A DEPRST OC1 relay element IDMT dependent time reset
577 OC1-B_DEPRST ditto
578 OC1-C_DEPRST ditto
579 EF1_DEPRST EF1 relay element IDMT dependent time reset
580 SEF1_DEPRST SEF1 relay element IDMT dependent time reset
581 NOC1_DEPRST NOC1 relay element IDMT dependent time reset
582 OC2-A_DEPRST OC2 relay element IDMT dependent time reset
583 OC2-B_DEPRST ditto
584 OC2-C_DEPRST ditto
585 EF2_DEPRST EF2 relay element IDMT dependent time reset
586 SEF2 DEPRST SEF2 relay element IDMT definite time reset
587 NOC2_DEPRST NOC2 relay element IDMT dependent time reset
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640

 251 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720

 252 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768 BI1_COMMAND Binary input signal BI1
769 BI2_COMMAND Binary input signal BI2
770 BI3_COMMAND Binary input signal BI3
771 BI4_COMMAND Binary input signal BI4
772 BI5_COMMAND Binary input signal BI5
773 BI6_COMMAND Binary input signal BI6
774 BI7_COMMAND Binary input signal BI7
775 BI8_COMMAND Binary input signal BI8
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800 E_FAULT_L1 A phase earth fault signal for IEC103

 253 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

801 E_FAULT_L2 B phase earth fault signal for IEC103
802 E_FAULT_L3 C phase earth fault signal for IEC103
803 E_FAULT_FWD Earth fault forward signal for IEC103
804 E_FAULT_REV Earth fault reverse signal for IEC103
805 PICKUP_L1 A phase element pick-up for IEC103
806 PICKUP_L2 B phase element pick-up for IEC103
807 PICKUP_L3 C phase element pick-up for IEC103
808 PICKUP_N Earth fault element pick-up for IEC103
809
810
811
812
813
814
815
816 FAULT_FWD Forward fault for IEC103
817 FAULT_REV Reverse fault for IEC103
818 CBF_TP_RETP CBF trip or CBF retrip for IEC103
819 IDMT_OC_TRIP Inverse time OC trip for IEC103
820 DT_OC_TRIP Definite time OC trip for IEC103
821 IDMT_EF_TRIP Inverse time earth fault OC trip for IEC103
822 DT_EF_TRIP Definite time earth fault OC trip for IEC103
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880

 254 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960

 255 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040 FAULT_PHA_A fault_phase_A

 256 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1041 FAULT_PHA_B fault_phase_B
1042 FAULT_PHA_C fault_phase_C
1043 FAULT_PHA_N fault_phase_N
1044 FL_ERR fault location start up error
1045 FL_OB_FWD fault location out of bounds(forward)
1046 FL_OB_BACK fault location out of bounds(backward)
1047 FL_NC fault location not converged
1048 FL_COMPLETED fault location completed
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120

 257 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200

 258 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241 IEC_MDBLK monitor direction blocked
1242 IEC_TESTMODE IEC61870-5-103 testmode
1243 GROUP1_ACTIVE group1 active
1244 GROUP2_ACTIVE group2 active
1245 GROUP3_ACTIVE group3 active
1246 GROUP4_ACTIVE group4 active
1247 GROUP5_ACTIVE group5 active
1248 GROUP6_ACTIVE group6 active
1249 GROUP7_ACTIVE group7 active
1250 GROUP8_ACTIVE group8 active
1251 RLY_FAIL RELAY FAILURE
1252 RLY_OP_BLK RELAY OUTPUT BLOCK
1253 AMF_OFF SV BLOCK
1254
1255
1256
1257
1258 RELAY_FAIL-A
1259
1260
1261 TRIP-H Trip signal hold
1262 CT_ERR_UF CT error(unfiltered)
1263
1264 V0_ERR_UF V0 error(unfiltered)
1265 V2_ERR_UF V2 error(unfiltered)
1266 CT_ERR CT error
1267
1268 V0_ERR V0 error
1269 V2_ERR V2 error
1270 TCSV Trip circuit supervision failure
1271 CBSV Circuit breaker status monitoring failure
1272 TC_ALARM Trip counter alarm
1273 SGM_Iy_ALM ΣIY alarm
1274 OT_ALARM Operate time alarm
1275 CTF_ALARM CT failure detection
1276 VTF1_ALARM VT failure detection 1
1277 VTF2_ALARM VT failure detection 2
1278
1279 GEN_PICKUP General start/pick-up
1280

 259 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1281
1282
1283
1284 BI1_COM_UF Binary input signal BI1 (unfiltered)
1285 BI2_COM_UF Binary input signal BI2 (unfiltered)
1286 BI3_COM_UF Binary input signal BI3 (unfiltered)
1287 BI4_COM_UF Binary input signal BI4 (unfiltered)
1288 BI5_COM_UF Binary input signal BI5 (unfiltered)
1289 BI6_COM_UF Binary input signal BI6 (unfiltered)
1290 BI7_COM_UF Binary input signal BI7 (unfiltered)
1291 BI8_COM_UF Binary input signal BI8 (unfiltered)
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328 GOOSE_IN_Q1 Goose Input Quality #1
1329 GOOSE_IN_Q2 Goose Input Quality #2
1330 GOOSE_IN_Q3 Goose Input Quality #3
1331 GOOSE_IN_Q4 Goose Input Quality #4
1332 GOOSE_IN_Q5 Goose Input Quality #5
1333 GOOSE_IN_Q6 Goose Input Quality #6
1334 GOOSE_IN_Q7 Goose Input Quality #7
1335 GOOSE_IN_Q8 Goose Input Quality #8
1336 GOOSE_IN_Q9 Goose Input Quality #9
1337 GOOSE_IN_Q10 Goose Input Quality #10
1338 GOOSE_IN_Q11 Goose Input Quality #11
1339 GOOSE_IN_Q12 Goose Input Quality #12
1340 GOOSE_IN_Q13 Goose Input Quality #13
1341 GOOSE_IN_Q14 Goose Input Quality #14
1342 GOOSE_IN_Q15 Goose Input Quality #15
1343 GOOSE_IN_Q16 Goose Input Quality #16
1344 GOOSE_IN_Q17 Goose Input Quality #17
1345 GOOSE_IN_Q18 Goose Input Quality #18
1346 GOOSE_IN_Q19 Goose Input Quality #19
1347 GOOSE_IN_Q20 Goose Input Quality #20
1348 GOOSE_IN_Q21 Goose Input Quality #21
1349 GOOSE_IN_Q22 Goose Input Quality #22
1350 GOOSE_IN_Q23 Goose Input Quality #23
1351 GOOSE_IN_Q24 Goose Input Quality #24
1352 GOOSE_IN_Q25 Goose Input Quality #25
1353 GOOSE_IN_Q26 Goose Input Quality #26
1354 GOOSE_IN_Q27 Goose Input Quality #27
1355 GOOSE_IN_Q28 Goose Input Quality #28
1356 GOOSE_IN_Q29 Goose Input Quality #29
1357 GOOSE_IN_Q30 Goose Input Quality #30
1358 GOOSE_IN_Q31 Goose Input Quality #31
1359 GOOSE_IN_Q32 Goose Input Quality #32
1360 GOOSE_IN_1 Goose Input #1

 260 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1361 GOOSE_IN_2 Goose Input #2
1362 GOOSE_IN_3 Goose Input #3
1363 GOOSE_IN_4 Goose Input #4
1364 GOOSE_IN_5 Goose Input #5
1365 GOOSE_IN_6 Goose Input #6
1366 GOOSE_IN_7 Goose Input #7
1367 GOOSE_IN_8 Goose Input #8
1368 GOOSE_IN_9 Goose Input #9
1369 GOOSE_IN_10 Goose Input #10
1370 GOOSE_IN_11 Goose Input #11
1371 GOOSE_IN_12 Goose Input #12
1372 GOOSE_IN_13 Goose Input #13
1373 GOOSE_IN_14 Goose Input #14
1374 GOOSE_IN_15 Goose Input #15
1375 GOOSE_IN_16 Goose Input #16
1376 GOOSE_IN_17 Goose Input #17
1377 GOOSE_IN_18 Goose Input #18
1378 GOOSE_IN_19 Goose Input #19
1379 GOOSE_IN_20 Goose Input #20
1380 GOOSE_IN_21 Goose Input #21
1381 GOOSE_IN_22 Goose Input #22
1382 GOOSE_IN_23 Goose Input #23
1383 GOOSE_IN_24 Goose Input #24
1384 GOOSE_IN_25 Goose Input #25
1385 GOOSE_IN_26 Goose Input #26
1386 GOOSE_IN_27 Goose Input #27
1387 GOOSE_IN_28 Goose Input #28
1388 GOOSE_IN_29 Goose Input #29
1389 GOOSE_IN_30 Goose Input #30
1390 GOOSE_IN_31 Goose Input #31
1391 GOOSE_IN_32 Goose Input #32
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401 LOCAL_OP_ACT local operation active
1402 REMOTE_OP_ACT remote operation active
1403 NORM_LED_ON IN-SERVICE LED ON
1404 ALM_LED_ON ALARM LED ON
1405 TRIP_LED_ON TRIP LED ON
1406 TEST_LED_ON TEST LED ON
1407
1408 PRG_LED_RESET Latched programmable LED RESET
1409 LED_RESET TRIP LED RESET
1410
1411 ARC_COM_ON IEC103 communication command
1412
1413 PROT_COM_ON IEC103 communication command
1414 PRG_LED1_ON PROGRAMMABLE LED1 ON
1415 PRG_LED2_ON PROGRAMMABLE LED2 ON
1416 PRG_LED3_ON PROGRAMMABLE LED3 ON
1417 PRG_LED4_ON PROGRAMMABLE LED4 ON
1418 PRG_LED5_ON PROGRAMMABLE LED5 ON
1419 PRG_LED6_ON PROGRAMMABLE LED6 ON
1420 PROGRAMMABLE LED7 ON (reserved)
1421 PROGRAMMABLE LED8 ON (reserved)
1422 PROGRAMMABLE LED9 ON (reserved)
1423 PROGRAMMABLE LED10 ON (reserved)
1424 PROGRAMMABLE LED11 ON (reserved)
1425 PROGRAMMABLE LED12 ON (reserved)
1426 PROGRAMMABLE LED13 ON (reserved)
1427 PROGRAMMABLE LED14 ON (reserved)
1428 PROGRAMMABLE LED15 ON (reserved)
1429 PROGRAMMABLE LED16 ON (reserved)
1430 LCD_IND. VirLCD indication(Virtual LED) command
1431 LCD_IND1. LCD indication1(Virtual LED) command
1432 LCD_IND2. LCD indication2(Virtual LED) command
1433
1434
1435 F.Record_CLR Fault record clear
1436 E.Record_CLR Event record clear
1437 D.Record_CLR Disturbance record clear
1438 Data_Lost Data clear by BU-RAM memory monitoring error
1439 TP_COUNT_CLR Trip counter cleared
1440 Iy_COUNT_CLR SGM_Iy counter cleared

 261 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1441 AR_COUNT_CLR ARC Counter CLR
1442 DEMAND_CLR Demand cleared
1443
1444
1445 PLC_data_CHG PLC data change
1446 IEC103_data_CHG IEC-103 data change
1447 IEC850_data_CHG IEC-850 data change
1448 Sys.set_change System setting change
1449 Rly.set_change Relay setting change
1450 Grp.set_change Group setting change
1451
1452
1453
1454
1455
1456 KEY-VIEW VIEW key status (1:pressed)
1457 KEY-RESET RESET key status (2:pressed)
1458 KEY-ENTER ENTER key status (3:pressed)
1459 KEY-END END key status (4:pressed)
1460 KEY-CANCEL CANCEL key status (5:pressed)
1461
1462
1463
1464
1465 DC_supply_err DC supply error
1466 RTC err RTC stopped
1467 PCI_err PCI bus error
1468 GOOSE_stop GOOSE stopped
1469 Ping_err Ping no anwer
1470 PLC_err PLC stopeed
1471 61850_err 61850 stopped
1472 SUM_err Program ROM checksum error
1473 ROM_RAM_err Rom - Ram mismatch error
1474 SRAM_err SRAM memory monitoring error
1475 BU_RAM_err BU-RAM memory monitoring error
1476
1477 EEPROM_err EEPROM memory monitoring error
1478
1479 A/D_err A/D accuracy checking error
1480 CPU_err Program error
1481 Invalid Invalid error
1482 NMI NMI
1483 Sampling_err Sampling error
1484 DIO_err DIO card connection error
1485 LAN_err LAN error
1486 LCD_err LCD panel connection error
1487 ROM_data_err 8M Romdata error
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520

 262 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535

 263 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1536 OC1_BLOCK OC trip block command
1537 OC2_BLOCK ditto
1538 OC3_BLOCK ditto
1539 OC4_BLOCK ditto
1540
1541
1542
1543
1544 EF1_BLOCK EF trip block command
1545 EF2_BLOCK ditto
1546 EF3_BLOCK ditto
1547 EF4_BLOCK ditto
1548 EF1_PERMIT Carrier protection permissive command
1549 EF2_PERMIT ditto
1550 EF3_PERMIT ditto
1551 EF4 PERMIT ditto
1552 SEF1_BLOCK SEF trip block command
1553 SEF2_BLOCK ditto
1554 SEF3_BLOCK ditto
1555 SEF4_BLOCK ditto
1556
1557
1558
1559
1560 NOC1_BLOCK NOC trip block command
1561 NOC2 BLOCK ditto
1562
1563
1564
1565
1566
1567
1568 UC1_BLOCK UC trip block command
1569 UC2_BLOCK ditto
1570 CBF_BLOCK CBF trip block command
1571
1572 THM_BLOCK THM trip block command
1573 THMA_BLOCK ditto
1574 BCD_BLOCK BCD trip block command
1575
1576 DFRQ1_BLOCK DFRQ trip block command
1577 DFRQ2_BLOCK ditto
1578 DFRQ3_BLOCK ditto
1579 DFRQ4_BLOCK ditto
1580
1581
1582
1583
1584 OV1_BLOCK OV trip block command
1585 OV2_BLOCK ditto
1586 OV3_BLOCK ditto
1587 OV4_BLOCK ditto
1588 UV1_BLOCK UV trip block command
1589 UV2_BLOCK ditto
1590 UV3_BLOCK ditto
1591 UV4_BLOCK ditto
1592 ZOV1_BLOCK ZOV trip block command
1593 ZOV2_BLOCK ditto
1594
1595
1596 NOV1_BLOCK NOV trip block command
1597 NOV2_BLOCK ditto
1598
1599
1600 FRQ1_BLOCK FRQ trip block command
1601 FRQ2_BLOCK ditto
1602 FRQ3_BLOCK ditto
1603 FRQ4_BLOCK ditto
1604 ARC_BLOCK ARC scheme block command
1605 ARC_READY ARC ready command
1606 ARC_INIT ARC initiation command
1607 MANUAL_CLOSE Manual close command
1608 ARC_NO_ACT ARC not applied command
1609
1610

 264 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1611
1612
1613
1614
1615
1616 CTF_BLOCK CTF block commamd
1617 VTF_BLOCK VTF block commamd
1618
1619
1620 EXT_CTF External CTF commamd
1621 EXT_VTF External VTF commamd
1622
1623
1624
1625
1626
1627
1628 EXT_TRIP-A External trip commamd (A Phase)
1629 EXT_TRIP-B External trip commamd (B Phase)
1630 EXT_TRIP-C External trip commamd (C Phase)
1631 EXT_TRIP External trip commamd
1632 TC_FAIL Trip circuit Fail Alarm commamd
1633 CB_N/O_CONT CB N/O contact commamd
1634 CB_N/C_CONT CB N/C contact commamd
1635
1636
1637
1638
1639 IND.RESET Indication reset command
1640
1641
1642
1643
1644
1645
1646
1647
1648 ARC-S1_COND Auto-reclosing shot1 condition
1649 ARC-S2_COND 2
1650 ARC-S3_COND 3
1651 ARC-S4_COND 4
1652 ARC-S5_COND 5
1653
1654
1655
1656
1657
1658
1659
1660 CBF_INIT-A CBF initiation command (Phase A)
1661 CBF_INIT-B B
1662 CBF_INIT-C C
1663 CBF_INIT CBF initiation command
1664 TP_COUNT-A Trip counter count up command
1665 TP_COUNT-B ditto
1666 TP_COUNT-C ditto
1667 TP_COUNT ditto
1668
1669
1670
1671
1672 SGM_IY-A Sigma IY counter count up command
1673 SGM_IY-B ditto
1674 SGM_IY-C ditto
1675
1676 OT_ALARM-A Operating alarm start commnad
1677 OT_ALARM-B ditto
1678 OT_ALARM-C ditto
1679
1680 FRQ_S1_TRIP Frequency scheme trip command (Stage1)
1681 FRQ_S2_TRIP Frequency scheme trip command (Stage2)
1682 FRQ_S3_TRIP Frequency scheme trip command (Stage3)
1683 FRQ_S4_TRIP Frequency scheme trip command (Stage4)
1684
1685
1686
1687
1688
1689
1690

 265 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1691
1692
1693
1694
1695
1696 OC1_INST_TP OC1 instantly trip command
1697 OC2_INST_TP OC2 instantly trip command
1698 OC3_INST_TP OC3 instantly trip command
1699 OC4_INST_TP OC4 instantly trip command
1700 EF1_INST_TP EF1 instantly trip command
1701 EF2_INST_TP EF2 instantly trip command
1702 EF3_INST_TP EF3 instantly trip command
1703 EF4_INST_TP EF4 instantly trip command
1704 SEF1_INST_TP SEF1 instantly trip command
1705 SEF2_INST_TP SEF2 instantly trip command
1706 SEF3_INST_TP SEF3 instantly trip command
1707 SEF4_INST_TP SEF4 instantly trip command
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770

 266 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
:
:
:
2557
2558
2559

 267 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

2560 DISP.ALARM1 Indicate the alarm display
2561 DISP.ALARM2 ditto
2562 DISP.ALARM3 ditto
2563 DISP.ALARM4 ditto
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576 SYNC_CLOCK Synchronise clock commamd
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610 ALARM_LED_SET Alarm LED set
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624 F.RECORD1 Fault record stored command 1
2625 F.RECORD2 2
2626 F.RECORD3 3
2627 F.RECORD4 4
2628
2629
2630
2631
2632 D.RECORD1 Disturbance record stored command 1
2633 D.RECORD2 2
2634 D.RECORD3 3
2635 D.RECORD4 4
2636
2637
2638
2639

 268 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

2640 SET.GROUP1 Active setting group changed command (Change to group1)
2641 SET.GROUP2 2
2642 SET.GROUP3 3
2643 SET.GROUP4 4
2644 SET.GROUP5 5
2645 SET.GROUP6 6
2646 SET.GROUP7 7
2647 SET.GROUP8 8
2648
2649
2650
2651
2652
2653
2654
2655
2656 CON_TPMD1 User configurable trip mode in fault record
2657 CON_TPMD2 ditto
2658 CON_TPMD3 ditto
2659 CON_TPMD4 ditto
2660 CON_TPMD5 ditto
2661 CON_TPMD6 ditto
2662 CON_TPMD7 ditto
2663 CON_TPMD8 ditto
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684 ARC_COM_RECV Auto-recloser inactivate command received
2685
2686 PROT_COM_RECV protection inactivate command received
2687
2688 TPLED_RST_RCV TRIP LED RESET command received
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719

 269 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799

 270 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816 TEMP001
2817 TEMP002
2818 TEMP003
2819 TEMP004
2820 TEMP005
2821 TEMP006
2822 TEMP007
2823 TEMP008
2824 TEMP009
2825 TEMP010
2826 TEMP011
2827 TEMP012
2828 TEMP013
2829 TEMP014
2830 TEMP015
2831 TEMP016
2832 TEMP017
2833 TEMP018
2834 TEMP019
2835 TEMP020
2836 TEMP021
2837 TEMP022
2838 TEMP023
2839 TEMP024
2840 TEMP025
2841 TEMP026
2842 TEMP027
2843 TEMP028
2844 TEMP029
2845 TEMP030
2846 TEMP031
2847 TEMP032
2848 TEMP033
2849 TEMP034
2850 TEMP035
2851 TEMP036
2852 TEMP037
2853 TEMP038
2854 TEMP039
2855 TEMP040
2856 TEMP041
2857 TEMP042
2858 TEMP043
2859 TEMP044
2860 TEMP045
2861 TEMP046
2862 TEMP047
2863 TEMP048
2864 TEMP049
2865 TEMP050
2866 TEMP051
2867 TEMP052
2868 TEMP053
2869 TEMP054
2870 TEMP055
2871 TEMP056
2872 TEMP057
2873 TEMP058
2874 TEMP059
2875 TEMP060
2876 TEMP061
2877 TEMP062
2878 TEMP063
2879 TEMP064

 271 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

2880 TEMP065
2881 TEMP066
2882 TEMP067
2883 TEMP068
2884 TEMP069
2885 TEMP070
2886 TEMP071
2887 TEMP072
2888 TEMP073
2889 TEMP074
2890 TEMP075
2891 TEMP076
2892 TEMP077
2893 TEMP078
2894 TEMP079
2895 TEMP080
2896 TEMP081
2897 TEMP082
2898 TEMP083
2899 TEMP084
2900 TEMP085
2901 TEMP086
2902 TEMP087
2903 TEMP088
2904 TEMP089
2905 TEMP090
2906 TEMP091
2907 TEMP092
2908 TEMP093
2909 TEMP094
2910 TEMP095
2911 TEMP096
2912 TEMP097
2913 TEMP098
2914 TEMP099
2915 TEMP100
2916 TEMP101
2917 TEMP102
2918 TEMP103
2919 TEMP104
2920 TEMP105
2921 TEMP106
2922 TEMP107
2923 TEMP108
2924 TEMP109
2925 TEMP110
2926 TEMP111
2927 TEMP112
2928 TEMP113
2929 TEMP114
2930 TEMP115
2931 TEMP116
2932 TEMP117
2933 TEMP118
2934 TEMP119
2935 TEMP120
2936 TEMP121
2937 TEMP122
2938 TEMP123
2939 TEMP124
2940 TEMP125
2941 TEMP126
2942 TEMP127
2943 TEMP128
2944 TEMP129
2945 TEMP130
2946 TEMP131
2947 TEMP132
2948 TEMP133
2949 TEMP134
2950 TEMP135
2951 TEMP136
2952 TEMP137
2953 TEMP138
2954 TEMP139
2955 TEMP140
2956 TEMP141
2957 TEMP142
2958 TEMP143
2959 TEMP144

 272 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

2960 TEMP145
2961 TEMP146
2962 TEMP147
2963 TEMP148
2964 TEMP149
2965 TEMP150
2966 TEMP151
2967 TEMP152
2968 TEMP153
2969 TEMP154
2970 TEMP155
2971 TEMP156
2972 TEMP157
2973 TEMP158
2974 TEMP159
2975 TEMP160
2976 TEMP161
2977 TEMP162
2978 TEMP163
2979 TEMP164
2980 TEMP165
2981 TEMP166
2982 TEMP167
2983 TEMP168
2984 TEMP169
2985 TEMP170
2986 TEMP171
2987 TEMP172
2988 TEMP173
2989 TEMP174
2990 TEMP175
2991 TEMP176
2992 TEMP177
2993 TEMP178
2994 TEMP179
2995 TEMP180
2996 TEMP181
2997 TEMP182
2998 TEMP183
2999 TEMP184
3000 TEMP185
3001 TEMP186
3002 TEMP187
3003 TEMP188
3004 TEMP189
3005 TEMP190
3006 TEMP191
3007 TEMP192
3008 TEMP193
3009 TEMP194
3010 TEMP195
3011 TEMP196
3012 TEMP197
3013 TEMP198
3014 TEMP199
3015 TEMP200
3016 TEMP201
3017 TEMP202
3018 TEMP203
3019 TEMP204
3020 TEMP205
3021 TEMP206
3022 TEMP207
3023 TEMP208
3024 TEMP209
3025 TEMP210
3026 TEMP211
3027 TEMP212
3028 TEMP213
3029 TEMP214
3030 TEMP215
3031 TEMP216
3032 TEMP217
3033 TEMP218
3034 TEMP219
3035 TEMP220
3036 TEMP221
3037 TEMP222
3038 TEMP223
3039 TEMP224

 273 
 6 F 2 S 0 8 9 7

No. Signal Name Contents

3040 TEMP225
3041 TEMP226
3042 TEMP227
3043 TEMP228
3044 TEMP229
3045 TEMP230
3046 TEMP231
3047 TEMP232
3048 TEMP233
3049 TEMP234
3050 TEMP235
3051 TEMP236
3052 TEMP237
3053 TEMP238
3054 TEMP239
3055 TEMP240
3056 TEMP241
3057 TEMP242
3058 TEMP243
3059 TEMP244
3060 TEMP245
3061 TEMP246
3062 TEMP247
3063 TEMP248
3064 TEMP249
3065 TEMP250
3066 TEMP251
3067 TEMP252
3068 TEMP253
3069 TEMP254
3070 TEMP255
3071 TEMP256

 274 
 6 F 2 S 0 8 9 7

For IEC61850
Measure Table

NO SIGNAL NAME CONTENTS

0 Va_mag Va magnitude
1 Vb_mag Vb magnitude
2 Vc_mag Vc magnitude
3 Va_ang Va angle
4 Vb_ang Vb angle
5 Vc_ang Vc angle
6 Ves_mag Ves magnitude
7 Ves_ang Ves angle
8 Vab_mag Vab magnitude
9 Vbc_mag Vbc magnitude
10 Vca_mag Vca magnitude
11 Vab_ang Vab angle
12 Vbc_ang Vbc angle
13 Vca_ang Vca angle
14 Ia_mag Ia magnitude
15 Ib_mag Ib magnitude
16 Ic_mag Ic magnitude
17 Ia_ang Ia angle
18 Ib_ang Ib angle
19 Ic_ang Ic angle
20 Ie_mag Ie magnitude
21 Ie_ang Ie angle
22 Ise_mag Ise magnitude
23 Ise_ang Ise angle
24 V1_mag V1 magnitude
25 V2_mag V2 magnitude
26 V0_mag V0 magnitude
27 V1_ang V1 angle
28 V2_ang V2 angle
29 V0_ang V0 angle
30 I1_mag I1 magnitude
31 I2_mag I2 magnitude
32 I0_mag I0 magnitude
33 I1_ang I1 angle
34 I2_ang I2 angle
35 I0_ang I0 angle
36 Freq Frequency
37 FLT_DIS_KM FLT_DIS_KM
38 FLT_Z FLT_Z

 275 
 6 F 2 S 0 8 9 7

Setting Table

NO SIGNAL NAME CONTENTS NO SIGNAL NAME CONTENTS

0 GROUP_NO number of groups 61
1 ACT_GROUP active group number 62
2 EDIT_GROUP edit group number 63
3 CHG_GROUP change active group 64
4 65
5 66
6 67
7 68
8 69
9 70
10 71
11 72
12 73
13 74
14 75
15
76
16
77
17
78
18
79
19
80
20
81
21
82
22
83
23
84
24
85
25
86
26
87
27
88
28
89
29
90 1A2_5A1 1A:2 5A:1
30
91 1A1_5A2 1A:1 5A:2
31
92 1A1_5A0 1A:1 5A:0
32
93 1A0_5A1 1A:0 5A:1
33
94
34
95
35
96
36
97
37
38 98
39 99
40 100 SoftType Software type
41 101 MappingName Mapping info
42 102 Vendor venfor name
43 103
44 104
45 105
46 106
47 107
48 108
49 109
50 110 Const0 Always 0
51 111 Const1 Always 1
52 112 Const2 Always 2
53 113 Const3 Always 3
54 114
55 115
56 116
57 117
58 118
59 119
60

 276 
 6 F 2 S 0 8 9 7

Status Table

NO SIGNAL NAME CONTENTS NO SIGNAL NAME CONTENTS

0 GOOSE_V_001 GOOSE_Value_001 51 GOOSE_V_052 GOOSE_Value_052
1 GOOSE_V_002 GOOSE_Value_002 52 GOOSE_V_053 GOOSE_Value_053
2 GOOSE_V_003 GOOSE_Value_003 53 GOOSE_V_054 GOOSE_Value_054
3 GOOSE_V_004 GOOSE_Value_004 54 GOOSE_V_055 GOOSE_Value_055
4 GOOSE_V_005 GOOSE_Value_005 55 GOOSE_V_056 GOOSE_Value_056
5 GOOSE_V_006 GOOSE_Value_006 56 GOOSE_V_057 GOOSE_Value_057
6 GOOSE_V_007 GOOSE_Value_007 57 GOOSE_V_058 GOOSE_Value_058
7 GOOSE_V_008 GOOSE_Value_008 58 GOOSE_V_059 GOOSE_Value_059
8 GOOSE_V_009 GOOSE_Value_009 59 GOOSE_V_060 GOOSE_Value_060
9 GOOSE_V_010 GOOSE_Value_010 60 GOOSE_V_061 GOOSE_Value_061
10 GOOSE_V_011 GOOSE_Value_011 61 GOOSE_V_062 GOOSE_Value_062
11 GOOSE_V_012 GOOSE_Value_012 62 GOOSE_V_063 GOOSE_Value_063
12 GOOSE_V_013 GOOSE_Value_013 63 GOOSE_V_064 GOOSE_Value_064
13 GOOSE_V_014 GOOSE_Value_014 64 GOOSE_V_065 GOOSE_Value_065
14 GOOSE_V_015 GOOSE_Value_015 65 GOOSE_V_066 GOOSE_Value_066
15 GOOSE_V_016 GOOSE_Value_016 66 GOOSE_V_067 GOOSE_Value_067
16 GOOSE_V_017 GOOSE_Value_017 67 GOOSE_V_068 GOOSE_Value_068
17 GOOSE_V_018 GOOSE_Value_018 68 GOOSE_V_069 GOOSE_Value_069
18 GOOSE_V_019 GOOSE_Value_019 69 GOOSE_V_070 GOOSE_Value_070
19 GOOSE_V_020 GOOSE_Value_020 70 GOOSE_V_071 GOOSE_Value_071
20 GOOSE_V_021 GOOSE_Value_021 71 GOOSE_V_072 GOOSE_Value_072
21 GOOSE_V_022 GOOSE_Value_022 72 GOOSE_V_073 GOOSE_Value_073
22 GOOSE_V_023 GOOSE_Value_023 73 GOOSE_V_074 GOOSE_Value_074
23 GOOSE_V_024 GOOSE_Value_024 74 GOOSE_V_075 GOOSE_Value_075
24 GOOSE_V_025 GOOSE_Value_025 75 GOOSE_V_076 GOOSE_Value_076
25 GOOSE_V_026 GOOSE_Value_026 76 GOOSE_V_077 GOOSE_Value_077
26 GOOSE_V_027 GOOSE_Value_027 77 GOOSE_V_078 GOOSE_Value_078
27 GOOSE_V_028 GOOSE_Value_028 78 GOOSE_V_079 GOOSE_Value_079
28 GOOSE_V_029 GOOSE_Value_029 79 GOOSE_V_080 GOOSE_Value_080
29 GOOSE_V_030 GOOSE_Value_030 80 GOOSE_V_081 GOOSE_Value_081
30 GOOSE_V_031 GOOSE_Value_031 81 GOOSE_V_082 GOOSE_Value_082
31 GOOSE_V_032 GOOSE_Value_032 82 GOOSE_V_083 GOOSE_Value_083
32 GOOSE_V_033 GOOSE_Value_033 83 GOOSE_V_084 GOOSE_Value_084
33 GOOSE_V_034 GOOSE_Value_034 84 GOOSE_V_085 GOOSE_Value_085
34 GOOSE_V_035 GOOSE_Value_035 85 GOOSE_V_086 GOOSE_Value_086
35 GOOSE_V_036 GOOSE_Value_036 86 GOOSE_V_087 GOOSE_Value_087
36 GOOSE_V_037 GOOSE_Value_037 87 GOOSE_V_088 GOOSE_Value_088
37 GOOSE_V_038 GOOSE_Value_038 88 GOOSE_V_089 GOOSE_Value_089
38 GOOSE_V_039 GOOSE_Value_039 89 GOOSE_V_090 GOOSE_Value_090
39 GOOSE_V_040 GOOSE_Value_040 90 GOOSE_V_091 GOOSE_Value_091
40 GOOSE_V_041 GOOSE_Value_041 91 GOOSE_V_092 GOOSE_Value_092
41 GOOSE_V_042 GOOSE_Value_042 92 GOOSE_V_093 GOOSE_Value_093
42 GOOSE_V_043 GOOSE_Value_043 93 GOOSE_V_094 GOOSE_Value_094
43 GOOSE_V_044 GOOSE_Value_044 94 GOOSE_V_095 GOOSE_Value_095
44 GOOSE_V_045 GOOSE_Value_045 95 GOOSE_V_096 GOOSE_Value_096
45 GOOSE_V_046 GOOSE_Value_046 96 GOOSE_V_097 GOOSE_Value_097
46 GOOSE_V_047 GOOSE_Value_047 97 GOOSE_V_098 GOOSE_Value_098
47 GOOSE_V_048 GOOSE_Value_048 98 GOOSE_V_099 GOOSE_Value_099
48 GOOSE_V_049 GOOSE_Value_049 99 GOOSE_V_100 GOOSE_Value_100
49 GOOSE_V_050 GOOSE_Value_050 100 GOOSE_V_101 GOOSE_Value_101
50 GOOSE_V_051 GOOSE_Value_051 101 GOOSE_V_102 GOOSE_Value_102

 277 
 6 F 2 S 0 8 9 7

NO SIGNAL NAME CONTENTS NO SIGNAL NAME CONTENTS

101 GOOSE_V_102 GOOSE_Value_102 151
102 GOOSE_V_103 GOOSE_Value_103 152
103 GOOSE_V_104 GOOSE_Value_104 153
104 GOOSE_V_105 GOOSE_Value_105 154
105 GOOSE_V_106 GOOSE_Value_106 155
106 GOOSE_V_107 GOOSE_Value_107 156
107 GOOSE_V_108 GOOSE_Value_108 157
108 GOOSE_V_109 GOOSE_Value_109 158
109 GOOSE_V_110 GOOSE_Value_110 159
110 GOOSE_V_111 GOOSE_Value_111 160
111 GOOSE_V_112 GOOSE_Value_112 161
112 GOOSE_V_113 GOOSE_Value_113 162
113 GOOSE_V_114 GOOSE_Value_114 163
114 GOOSE_V_115 GOOSE_Value_115 164
115 GOOSE_V_116 GOOSE_Value_116 165
116 GOOSE_V_117 GOOSE_Value_117 166
117 GOOSE_V_118 GOOSE_Value_118 167
118 GOOSE_V_119 GOOSE_Value_119 168
119 GOOSE_V_120 GOOSE_Value_120 169
120 GOOSE_V_121 GOOSE_Value_121 170
121 GOOSE_V_122 GOOSE_Value_122 171
122 GOOSE_V_123 GOOSE_Value_123 172
123 GOOSE_V_124 GOOSE_Value_124 173
124 GOOSE_V_125 GOOSE_Value_125 174
125 GOOSE_V_126 GOOSE_Value_126 175
126 GOOSE_V_127 GOOSE_Value_127 176 DIRMODE_OC1 DIRMODE_OC1
127 GOOSE_V_128 GOOSE_Value_128 177 DIRMODE_OC2 DIRMODE_OC2
128 XCBR_POS0 XCBR_POS0 178 DIRMODE_OC3 DIRMODE_OC3
129 179 DIRMODE_OC4 DIRMODE_OC4
130 180 DIRMODE_EF1 DIRMODE_EF1
131 181 DIRMODE_EF2 DIRMODE_EF2
132 182 DIRMODE_EF3 DIRMODE_EF3
133 183 DIRMODE_EF4 DIRMODE_EF4
134 184 DIRMODE_SEF1 DIRMODE_SEF1
135 LEDRST_EXEC LEDRST_EXEC 185 DIRMODE_SEF2 DIRMODE_SEF2
136 RREC1 RREC1 186 DIRMODE_SEF3 DIRMODE_SEF3
137 187 DIRMODE_SEF4 DIRMODE_SEF4
138 FLT_LOOP_ST flt loop value 188 DIRMODE_NOC1 DIRMODE_NOC1
139 XCBR_OPCNT0 XCBR_OPCNT0 189 DIRMODE_NOC2 DIRMODE_NOC2
140 190
141 191
142 192
143 193
144 194
145 195
146 196
147 197
148 198
149 199
150 HEALTH HEALTH 200 MOD_001 IEC-MODE_001

 278 
 6 F 2 S 0 8 9 7

NO SIGNAL NAME CONTENTS NO SIGNAL NAME CONTENTS

201 MOD_002 IEC-MODE_002 251 MOD_052 IEC-MODE_052
202 MOD_003 IEC-MODE_003 252 MOD_053 IEC-MODE_053
203 MOD_004 IEC-MODE_004 253 MOD_054 IEC-MODE_054
204 MOD_005 IEC-MODE_005 254 MOD_055 IEC-MODE_055
205 MOD_006 IEC-MODE_006 255 MOD_056 IEC-MODE_056
206 MOD_007 IEC-MODE_007 256 MOD_057 IEC-MODE_057
207 MOD_008 IEC-MODE_008 257 MOD_058 IEC-MODE_058
208 MOD_009 IEC-MODE_009 258 MOD_059 IEC-MODE_059
209 MOD_010 IEC-MODE_010 259 MOD_060 IEC-MODE_060
210 MOD_011 IEC-MODE_011 260 MOD_061 IEC-MODE_061
211 MOD_012 IEC-MODE_012 261 MOD_062 IEC-MODE_062
212 MOD_013 IEC-MODE_013 262 MOD_063 IEC-MODE_063
213 MOD_014 IEC-MODE_014 263 MOD_064 IEC-MODE_064
214 MOD_015 IEC-MODE_015 264 MOD_065 IEC-MODE_065
215 MOD_016 IEC-MODE_016 265 MOD_066 IEC-MODE_066
216 MOD_017 IEC-MODE_017 266 MOD_067 IEC-MODE_067
217 MOD_018 IEC-MODE_018 267 MOD_068 IEC-MODE_068
218 MOD_019 IEC-MODE_019 268 MOD_069 IEC-MODE_069
219 MOD_020 IEC-MODE_020 269 MOD_070 IEC-MODE_070
220 MOD_021 IEC-MODE_021 270 MOD_071 IEC-MODE_071
221 MOD_022 IEC-MODE_022 271 MOD_072 IEC-MODE_072
222 MOD_023 IEC-MODE_023 272 MOD_073 IEC-MODE_073
223 MOD_024 IEC-MODE_024 273 MOD_074 IEC-MODE_074
224 MOD_025 IEC-MODE_025 274 MOD_075 IEC-MODE_075
225 MOD_026 IEC-MODE_026 275 MOD_076 IEC-MODE_076
226 MOD_027 IEC-MODE_027 276 MOD_077 IEC-MODE_077
227 MOD_028 IEC-MODE_028 277 MOD_078 IEC-MODE_078
228 MOD_029 IEC-MODE_029 278 MOD_079 IEC-MODE_079
229 MOD_030 IEC-MODE_030 279 MOD_080 IEC-MODE_080
230 MOD_031 IEC-MODE_031 280 MOD_081 IEC-MODE_081
231 MOD_032 IEC-MODE_032 281 MOD_082 IEC-MODE_082
232 MOD_033 IEC-MODE_033 282 MOD_083 IEC-MODE_083
233 MOD_034 IEC-MODE_034 283 MOD_084 IEC-MODE_084
234 MOD_035 IEC-MODE_035 284 MOD_085 IEC-MODE_085
235 MOD_036 IEC-MODE_036 285 MOD_086 IEC-MODE_086
236 MOD_037 IEC-MODE_037 286 MOD_087 IEC-MODE_087
237 MOD_038 IEC-MODE_038 287 MOD_088 IEC-MODE_088
238 MOD_039 IEC-MODE_039 288 MOD_089 IEC-MODE_089
239 MOD_040 IEC-MODE_040 289 MOD_090 IEC-MODE_090
240 MOD_041 IEC-MODE_041 290 MOD_091 IEC-MODE_091
241 MOD_042 IEC-MODE_042 291 MOD_092 IEC-MODE_092
242 MOD_043 IEC-MODE_043 292 MOD_093 IEC-MODE_093
243 MOD_044 IEC-MODE_044 293 MOD_094 IEC-MODE_094
244 MOD_045 IEC-MODE_045 294 MOD_095 IEC-MODE_095
245 MOD_046 IEC-MODE_046 295 MOD_096 IEC-MODE_096
246 MOD_047 IEC-MODE_047 296 MOD_097 IEC-MODE_097
247 MOD_048 IEC-MODE_048 297 MOD_098 IEC-MODE_098
248 MOD_049 IEC-MODE_049 298 MOD_099 IEC-MODE_099
249 MOD_050 IEC-MODE_050 299 MOD_100 IEC-MODE_100
250 MOD_051 IEC-MODE_051 300 BEH_001 IEC-Behavier_001

 279 
 6 F 2 S 0 8 9 7

NO SIGNAL NAME CONTENTS NO SIGNAL NAME CONTENTS

301 BEH_002 IEC-Behavier_002 351 BEH_052 IEC-Behavier_052
302 BEH_003 IEC-Behavier_003 352 BEH_053 IEC-Behavier_053
303 BEH_004 IEC-Behavier_004 353 BEH_054 IEC-Behavier_054
304 BEH_005 IEC-Behavier_005 354 BEH_055 IEC-Behavier_055
305 BEH_006 IEC-Behavier_006 355 BEH_056 IEC-Behavier_056
306 BEH_007 IEC-Behavier_007 356 BEH_057 IEC-Behavier_057
307 BEH_008 IEC-Behavier_008 357 BEH_058 IEC-Behavier_058
308 BEH_009 IEC-Behavier_009 358 BEH_059 IEC-Behavier_059
309 BEH_010 IEC-Behavier_010 359 BEH_060 IEC-Behavier_060
310 BEH_011 IEC-Behavier_011 360 BEH_061 IEC-Behavier_061
311 BEH_012 IEC-Behavier_012 361 BEH_062 IEC-Behavier_062
312 BEH_013 IEC-Behavier_013 362 BEH_063 IEC-Behavier_063
313 BEH_014 IEC-Behavier_014 363 BEH_064 IEC-Behavier_064
314 BEH_015 IEC-Behavier_015 364 BEH_065 IEC-Behavier_065
315 BEH_016 IEC-Behavier_016 365 BEH_066 IEC-Behavier_066
316 BEH_017 IEC-Behavier_017 366 BEH_067 IEC-Behavier_067
317 BEH_018 IEC-Behavier_018 367 BEH_068 IEC-Behavier_068
318 BEH_019 IEC-Behavier_019 368 BEH_069 IEC-Behavier_069
319 BEH_020 IEC-Behavier_020 369 BEH_070 IEC-Behavier_070
320 BEH_021 IEC-Behavier_021 370 BEH_071 IEC-Behavier_071
321 BEH_022 IEC-Behavier_022 371 BEH_072 IEC-Behavier_072
322 BEH_023 IEC-Behavier_023 372 BEH_073 IEC-Behavier_073
323 BEH_024 IEC-Behavier_024 373 BEH_074 IEC-Behavier_074
324 BEH_025 IEC-Behavier_025 374 BEH_075 IEC-Behavier_075
325 BEH_026 IEC-Behavier_026 375 BEH_076 IEC-Behavier_076
326 BEH_027 IEC-Behavier_027 376 BEH_077 IEC-Behavier_077
327 BEH_028 IEC-Behavier_028 377 BEH_078 IEC-Behavier_078
328 BEH_029 IEC-Behavier_029 378 BEH_079 IEC-Behavier_079
329 BEH_030 IEC-Behavier_030 379 BEH_080 IEC-Behavier_080
330 BEH_031 IEC-Behavier_031 380 BEH_081 IEC-Behavier_081
331 BEH_032 IEC-Behavier_032 381 BEH_082 IEC-Behavier_082
332 BEH_033 IEC-Behavier_033 382 BEH_083 IEC-Behavier_083
333 BEH_034 IEC-Behavier_034 383 BEH_084 IEC-Behavier_084
334 BEH_035 IEC-Behavier_035 384 BEH_085 IEC-Behavier_085
335 BEH_036 IEC-Behavier_036 385 BEH_086 IEC-Behavier_086
336 BEH_037 IEC-Behavier_037 386 BEH_087 IEC-Behavier_087
337 BEH_038 IEC-Behavier_038 387 BEH_088 IEC-Behavier_088
338 BEH_039 IEC-Behavier_039 388 BEH_089 IEC-Behavier_089
339 BEH_040 IEC-Behavier_040 389 BEH_090 IEC-Behavier_090
340 BEH_041 IEC-Behavier_041 390 BEH_091 IEC-Behavier_091
341 BEH_042 IEC-Behavier_042 391 BEH_092 IEC-Behavier_092
342 BEH_043 IEC-Behavier_043 392 BEH_093 IEC-Behavier_093
343 BEH_044 IEC-Behavier_044 393 BEH_094 IEC-Behavier_094
344 BEH_045 IEC-Behavier_045 394 BEH_095 IEC-Behavier_095
345 BEH_046 IEC-Behavier_046 395 BEH_096 IEC-Behavier_096
346 BEH_047 IEC-Behavier_047 396 BEH_097 IEC-Behavier_097
347 BEH_048 IEC-Behavier_048 397 BEH_098 IEC-Behavier_098
348 BEH_049 IEC-Behavier_049 398 BEH_099 IEC-Behavier_099
349 BEH_050 IEC-Behavier_050 399 BEH_100 IEC-Behavier_100
350 BEH_051 IEC-Behavier_051 400 Const0 Const0

 280 
 6 F 2 S 0 8 9 7

NO SIGNAL NAME CONTENTS NO SIGNAL NAME CONTENTS

401 Const1 Const1 451
402 Const2 Const2 452
403 Const3 Const3 453
404 Const4 Const4 454
405 Const5 Const5 455
406 456
407 457
408 458
409 459
410 460
411 461
412 462
413 463
414 464
415 465
416 466
417 467
418 468
419 469
420 470
421 471
422 472
423 473
424 474
425 475
426 476
427 477
428 478
429 479
430 480
431 481
432 482
433 483
434 484
435 485
436 486
437 487
438 488
439 489
440 490
441 491
442 492
443 493
444 494
445 495
446 496
447 497
448 498
449 499
450

 281 
 6 F 2 S 0 8 9 7

Control Table

NO SIGNAL NAME CONTENTS

0 LEDRST_SIG LED Reset
1 LEDRST_ORCAT Control - LED Reset Originator category
2 LEDRST_ORID Control - LED Reset Originator category
3 LEDRST_ORCAT_ST Status - LED Rst Originator category
4 LEDRST_ORID_ST Status - LED Rst Originator category
5 RESERVE Reserve
6 RESERVE Reserve
7 RESERVE Reserve
8 RESERVE Reserve
9 RESERVE Reserve
10 MOD_CHECK MOD_CHECK
11 MOD_CTLNUM MOD_CTLNUM
12 MOD_CTLVAL MOD_CTLVAL
13 MOD_ORCAT MOD_ORCAT
14 MOD_ORIDENT MOD_ORIDENT
15 MOD_TEST MOD_TEST
16 MOD_CTLMDL MOD_CTLMDL
17 MOD_ST_ORCAT MOD_ST_ORCAT
18 MOD_ST_ORIDENT MOD_ST_ORIDENT
19 MOD_SELECT MOD_SELECT
20 MOD_SBOTIMEOUT MOD_SBOTIMEOUT
21 MOD_SBOCLASS MOD_SBOCLASS

 282 
 6 F 2 S 0 8 9 7

Appendix D
Event Record Default Setting list

 283 
 6 F 2 S 0 8 9 7

Event record
Default setting
No. Name Range Unit Contents Signal No. Signal name Model Type
Signal No. Signal Name 110D 400D 420D
1 EV1 0 - 3071 － Event record signal 768 BI1 command x On/Off
2 EV2 0 - 3071 － ditto 769 BI2 command x On/Off
3 EV3 0 - 3071 － ditto 770 BI3 command x On/Off
4 EV4 0 - 3071 － ditto 771 BI4 command x On/Off
5 EV5 0 - 3071 － ditto 772 BI5 command x On/Off
6 EV6 0 - 3071 － ditto 773 BI6 command x - On/Off
7 EV7 0 - 3071 － ditto 774 BI7 command x - On/Off
8 EV8 0 - 3071 － ditto 775 BI8 command x - On/Off
9 EV9 0 - 3071 － ditto 1639 Ind reset x On/Off
10 EV10 0 - 3071 － ditto 371 GEN trip x On/Off
11 EV11 0 - 3071 － ditto 380 GEN alarm x On/Off
12 EV12 0 - 3071 － ditto 355 FRQ trip - x On/Off
13 EV13 0 - 3071 － ditto 318 CBF trip - x On/Off
14 EV14 0 - 3071 － ditto 403 ARC shot x On/Off
15 EV15 0 - 3071 － ditto 0 On/Off
16 EV16 0 - 3071 － ditto 0 On/Off
17 EV17 0 - 3071 － ditto 0 On/Off
18 EV18 0 - 3071 － ditto 0 On/Off
19 EV19 0 - 3071 － ditto 0 On/Off
20 EV20 0 - 3071 － ditto 0 On/Off
21 EV21 0 - 3071 － ditto 0 On/Off
22 EV22 0 - 3071 － ditto 0 On/Off
23 EV23 0 - 3071 － ditto 0 On/Off
24 EV24 0 - 3071 － ditto 1251 Relay fail x On/Off
25 EV25 0 - 3071 － ditto 1266 CT err - x On/Off
26 EV26 0 - 3071 － ditto 1268 V0 err - x On/Off
27 EV27 0 - 3071 － ditto 1269 V2 err - x On/Off
28 EV28 0 - 3071 － ditto 1270 TCSV x On/Off
29 EV29 0 - 3071 － ditto 1271 CBSV x On/Off
30 EV30 0 - 3071 － ditto 1275 CTF alarm - x On/Off
31 EV31 0 - 3071 － ditto 1276 VTF1 alarm - x On/Off
32 EV32 0 - 3071 － ditto 1277 VTF2 alarm - x On/Off
33 EV33 0 - 3071 － ditto 0 On/Off
34 EV34 0 - 3071 － ditto 0 On/Off
35 EV35 0 - 3071 － ditto 0 On/Off
36 EV36 0 - 3071 － ditto 0 On/Off
37 EV37 0 - 3071 － ditto 0 On/Off
38 EV38 0 - 3071 － ditto 0 On/Off
39 EV39 0 - 3071 － ditto 0 On/Off
40 EV40 0 - 3071 － ditto 0 On/Off
41 EV41 0 - 3071 － ditto 0 On/Off
42 EV42 0 - 3071 － ditto 0 On/Off
43 EV43 0 - 3071 － ditto 0 On/Off
44 EV44 0 - 3071 － ditto 0 On/Off
45 EV45 0 - 3071 － ditto 0 On/Off
46 EV46 0 - 3071 － ditto 0 On/Off
47 EV47 0 - 3071 － ditto 0 On/Off
48 EV48 0 - 3071 － ditto 0 On/Off
49 EV49 0 - 3071 － ditto 1258 Ry fail-A x On/Off
50 EV50 0 - 3071 － ditto 1438 Data lost x On/Off
51 EV51 0 - 3071 － ditto 0 On/Off
52 EV52 0 - 3071 － ditto 0 On/Off
53 EV53 0 - 3071 － ditto 0 On/Off
54 EV54 0 - 3071 － ditto 0 On/Off
55 EV55 0 - 3071 － ditto 0 On/Off
56 EV56 0 - 3071 － ditto 0 On/Off
57 EV57 0 - 3071 － ditto 0 On/Off
58 EV58 0 - 3071 － ditto 0 On/Off
59 EV59 0 - 3071 － ditto 0 On/Off
60 EV60 0 - 3071 － ditto 0 On/Off
61 EV61 0 - 3071 － ditto 0 On/Off
62 EV62 0 - 3071 － ditto 0 On/Off
63 EV63 0 - 3071 － ditto 0 On/Off
64 EV64 0 - 3071 － ditto 0 On/Off

 284 
 6 F 2 S 0 8 9 7

Event record
Default setting
No. Name Range Unit Contents Signal No. Signal name Model Type
Signal No. Signal Name 110D 400D 420D
65 EV65 0 - 3071 － ditto 0 On/Off
66 EV66 0 - 3071 － ditto 0 On/Off
67 EV67 0 - 3071 － ditto 0 On/Off
68 EV68 0 - 3071 － ditto 0 On/Off
69 EV69 0 - 3071 － ditto 0 On/Off
70 EV70 0 - 3071 － ditto 0 On/Off
71 EV71 0 - 3071 － ditto 0 On/Off
72 EV72 0 - 3071 － ditto 0 On/Off
73 EV73 0 - 3071 － ditto 0 On/Off
74 EV74 0 - 3071 － ditto 0 On/Off
75 EV75 0 - 3071 － ditto 0 On/Off
76 EV76 0 - 3071 － ditto 0 On/Off
77 EV77 0 - 3071 － ditto 0 On/Off
78 EV78 0 - 3071 － ditto 0 On/Off
79 EV79 0 - 3071 － ditto 0 On/Off
80 EV80 0 - 3071 － ditto 0 On/Off
81 EV81 0 - 3071 － ditto 0 On/Off
82 EV82 0 - 3071 － ditto 0 On/Off
83 EV83 0 - 3071 － ditto 0 On/Off
84 EV84 0 - 3071 － ditto 0 On/Off
85 EV85 0 - 3071 － ditto 0 On/Off
86 EV86 0 - 3071 － ditto 0 On/Off
87 EV87 0 - 3071 － ditto 0 On/Off
88 EV88 0 - 3071 － ditto 0 On/Off
89 EV89 0 - 3071 － ditto 471 BO1 operate x On/Off
90 EV90 0 - 3071 － ditto 472 BO2 operate x On/Off
91 EV91 0 - 3071 － ditto 473 BO3 operate x On/Off
92 EV92 0 - 3071 － ditto 474 BO4 operate x On/Off
93 EV93 0 - 3071 － ditto 475 BO5 operate x On/Off
94 EV94 0 - 3071 － ditto 476 BO6 operate x On/Off
95 EV95 0 - 3071 － ditto 477 BO7 operate x On/Off
96 EV96 0 - 3071 － ditto 0 On/Off
97 EV97 0 - 3071 － ditto 0 On/Off
98 EV98 0 - 3071 － ditto 0 On/Off
99 EV99 0 - 3071 － ditto 0 On/Off
100 EV100 0 - 3071 － ditto 0 On/Off
101 EV101 0 - 3071 － ditto 2640 SET.GROUP1 x On
102 EV102 0 - 3071 － ditto 2641 SET.GROUP2 x On
103 EV103 0 - 3071 － ditto 2642 SET.GROUP3 x On
104 EV104 0 - 3071 － ditto 2643 SET.GROUP4 x On
105 EV105 0 - 3071 － ditto 2644 SET.GROUP5 x On
106 EV106 0 - 3071 － ditto 2645 SET.GROUP6 x On
107 EV107 0 - 3071 － ditto 2646 SET.GROUP7 x On
108 EV108 0 - 3071 － ditto 2647 SET.GROUP8 x On
109 EV109 0 - 3071 － ditto 1448 Sys. change x On
110 EV110 0 - 3071 － ditto 1449 Rly. change x On
111 EV111 0 - 3071 － ditto 1450 Grp. change x On
112 EV112 0 - 3071 － ditto 0 On
113 EV113 0 - 3071 － ditto 1272 TC alarm x On
114 EV114 0 - 3071 － ditto 1273 SGM_Iy alarm - x On
115 EV115 0 - 3071 － ditto 1274 OT alarm - x On
116 EV116 0 - 3071 － ditto 0 On
117 EV117 0 - 3071 － ditto 0 On
118 EV118 0 - 3071 － ditto 0 On
119 EV119 0 - 3071 － ditto 1445 PLC data CHG x On
120 EV120 0 - 3071 － ditto 0 On
121 EV121 0 - 3071 － ditto 1409 LED RST x On
122 EV122 0 - 3071 － ditto 1435 F.record_CLR x On
123 EV123 0 - 3071 － ditto 1436 E.record_CLR x On
124 EV124 0 - 3071 － ditto 1437 D.record_CLR x On
TP_COUNT_CL
125 EV125 0 - 3071 － ditto 1439 x On
R
126 EV126 0 - 3071 － ditto 1440 Iy_COUNT_CLR - x On
AR_COUNT_CL
127 EV127 0 - 3071 － ditto 1441 x On
R
128 EV128 0 - 3071 － ditto 1442 DEMAND_CLR x On

 285 
 6 F 2 S 0 8 9 7

 286 
 6 F 2 S 0 8 9 7

Appendix E
Details of Relay Menu and
LCD & Button Operation

 287 
 6 F 2 S 0 8 9 7

MENU
Record
Status
Set. (view)
Set. (change)
Test

/1 Record
F. record
E. record
D. record
Counter

/2 F.record /3 F.record /4 F.record #1

Display 16/Jul/2002
Clear #1 16/Jul/2002
Refer to Section 18:13:57.031
4.2.3.1.
Clear records?
END=Y CANCEL=N

/2 E.record /3 E.record
Display
Clear 16/Jul/2002 480
Refer to Section OC1-A trip On
4.2.3.2.
Clear records?
END=Y CANCEL=N

/2 D.record /3 D.record
Display
Clear #1 16/Jul/2002
Refer to Section 18:13:57.401
4.2.3.3.
Clear records?
END=Y CANCEL=N

a-1 b-1

 288 
 6 F 2 S 0 8 9 7

a-1 b-1

/2 Counter /3 Counter
Display Trips *****
Clear Trips TripsA *****
Clear Trips A TripsB *****
Clear Trips B TripsC *****
Clear Trips C  I^yA ******E6
Clear  I^yA  I^yB ******E6
Clear  I^yB  I^yC ******E6
Clear  I^yC ARCs ******
Clear ARCs
Refer to Section Clear Trips?
4.2.3.4. END=Y CANCEL=N

Clear Trips A?
END=Y CANCEL=N

Clear Trips B?
END=Y CANCEL=N

Clear Trips C?
END=Y CANCEL=N

Clear  I^yA?
END=Y CANCEL=N

Clear  I^yB?
END=Y CANCEL=N

Clear  I^yC?
END=Y CANCEL=N

Clear ARCs?
END=Y CANCEL=N

a-1

 289 
 6 F 2 S 0 8 9 7
a-1

/1 Status /2 Metering /3 Current

Metering Current la **.** kA
Binary I/O Demand
Relay element /3 Demand
Direction
lamax **.** kA
Time sync.
Clock adjust. /2 Binary I/O
LCD contrast IP [0000 0000] /3 Direction
la Forward
Refer to Section 4.2.4.
/2 Ry element
A OC1-4[0000 ]

/2 Time sync.
*BI: Act.

/2 12/Nov/2002
22:56:19

/2 LCD contrast
/1 Set. (view)
Version
Description
Comms
Record
Status
Protection
Binary I/P
Binary O/P Refer to Section 4.2.5
LED

/2 Version GRD140-400D-10
Relay type -A0
Serial No.
Software 

/2 Description GSPDM1-04-*
Plant name
Description

/2 Comms /3 Addr./Param.
Addr./Param. IEC 2
Switch
/3 Switch

a-1, b-1

 290 
 6 F 2 S 0 8 9 7
a-1 b-1

/2 Record /3 F.record
F.record
E.record FL 0
D.record Off/On /4 Signal No.
Counter BITRN 100
/3 E.record
Signal No. /4 Event name
Event name

/3 D.record /4 Time/starter
Time/starter Time 2.0s
Scheme sw
/4 Scheme sw
Binary sig.
Signal name
/4 Binary sig.
SIG1 

/4 Signal name
SIG1 

/3 Counter /4 Scheme sw
Scheme sw
Alarm set
/4 Alarm set
TCALM 10000
/2 Status /3 Metering
Metering
Time sync.
/3 Time sync.
/2 Act. gp. =*
Common
Group1
:
Group8

/3 Common

/3 Group1
Parameter
Trip
ARC

a-1 b-1 c-1 d-1

 291 
 6 F 2 S 0 8 9 7
a-1 b-1 c-1 d-1

/4 Parameter 
Line name 
CT/VT ratio
/5 CT/VT ratio
Fault Locator
OCCT 400

/5 Fault Loc.
X1 10.0 OHM

/6 Application

/4 Trip
Scheme sw /6 OC
Prot.element

/5 Scheme sw /6 EF
Application
OC
EF /6 SEF
SEF
NOC
/6 NOC
Misc.
Cold Load
OV
/6 Misc.
UV
ZOV
NOV /6 Cold Load
FRQ

/6 OV

/6 UV

/6 ZOV

/6 NOV

/6 FRQ

a-1 b-1 C-1 d-1 e-1

 292 
 6 F 2 S 0 8 9 7
a-1 b-1 c-1 d-1 e-1
/6 OC
OC 45
/5 Prot.element /6 EF
OC EF 45
EF /6 SEF
SEF SE +90
NOC
Misc. /6 NOC
Cold Load NC 45
OV
/6 Misc.
UV
UC1 0.40A
ZOV
NOV /6 Cold Load
FRQ OC1 2.00A
CTF/VTF
/6 OV
OV1 120.0V

/6 UV
UV1 60.0V

/6 ZOV
ZOV1 20.0V

/6 NOV
NOV1 20.0V

/6 FRQ
/4 ARC FRQ1 1.00Hz
Scheme sw /6 CTF/VTF
ARC element EFF 0.20A

/5 Scheme SW /6 General
General
OC /6 OC
EF
SEF
Misc /6 EF

/5 ARC element
TRDY 60.0s /6 SEF

/6 Misc

a-1 b-1 C-1

 293 
 6 F 2 S 0 8 9 7
a-1 b-1 c-1

/3 Group2
Parameter

/3 Group8
Parameter

/2 Binary I/P /4 Timers

Timers
Functions
/4 Functions

/2 Binary O/P
BO1 AND, D
1000, 1001, 1002,
1003, 1004, 1005

BO2 AND, DL
, , 

BO7 OR, L
, , 
BO1TBO 0.20s

BO7TBO 0.20s

/2 LED /3 LED
LED
Virtual LED
/3 Virtual LED /4 LED1
IND1 BIT1 I,O
IND2
/4 LED2
BIT1 I,O

a-1 b-1

 294 
 6 F 2 S 0 8 9 7
a-1

/1 Set.(change)
Password
Description : Password trap
Comms
Password [_ ]
Record
1234567890
Status
Protection : Confirmation trap

Binary I/P Change settings?

Binary O/P ENTER=Y CANCEL=N
LED
Input [_ ] Retype [_ ]
1234567890 1234567890
Refer to Section 4.2.6.2.
/2 Description _
Plant name ABCDEFG
Description
_
Alarm1 Text ABCDEFG
:
Alarm4 Text /3 Addr./Param.
/2 Comms
Addr./Param.
/3 Switch
Switch
Refer to Section
4.2.6.4.
/3 F.record

/2 Record /3 E.record
F.record
E.record BITRN
/4 Time/starter
D.record 100 _
Counter :
Refer to Section /4 Scheme sw
4.2.6.5. /3 D.record
Time/starter
Scheme sw /4 Binary sig.
Binary sig.

/3 Counter /4 Scheme sw
Scheme sw
Alarm set
/4 Alarm set
a-1 b-2

 295 
 6 F 2 S 0 8 9 7
a-1 b-2

/2 Status /3 Metering
Metering
Time sync.
/3 Time sync.
Time zone
Refer to Section 4.2.6.6.

/3 Time zone

/2 Protection
Change act. gp.
Change set. Refer to Section
4.2.6.7.
Copy gp.

/3 Change act.
gp.

/3 Act gp.=1
Common
Group1
Group2
:
Group8

/4 Common

/4 Group1
Parameter
Trip
ARC

/5 Parameter _
Line name ABCDEFG
CT/VT ratio
/6 CT/VT ratio
Fault Locator

/6 Fault Loc.

a-1 b-2 c-2 d-2 e-2

 296 
 6 F 2 S 0 8 9 7
a-1 b-2 c-2 d-2 e-2

/5 Trip
Scheme sw
Prot.element

/6 Scheme sw /7 Application
Application
OC
EF /7 OC
SEF
NOC
/7 EF
Misc.
Cold Load
OV /7 SEF
UV
ZOV
NOV /7 NOC
FRQ

/7 Misc.

/7 Cold Load

/7 OV

/7 UV

/7 ZOV

/7 NOV

/7 FRQ

a-1, b-2 c-2 d-2 e-2 f-2

 297 
 6 F 2 S 0 8 9 7

a-1 b-2 c-2 d-2 e-2 f-2

/7 OC

/6 Prot.element /7 EF
OC
EF /7 SEF
SEF
NOC
Misc. /7 NOC
Cold Load
OV
/7 Misc.
UV
ZOV
NOV /7 Cold Load
FRQ
CTF/VTF
/7 OV

/7 UV

/7 ZOV

/7 NOV

/7 FRQ
/5 ARC
Scheme sw /7 CTF/VTF
ARC element

/6 Scheme SW /7 General
General
OC /7 OC
EF
SEF
Misc /7 EF

/6 ARC element
/7 SEF

/7 Misc
a-1, b-2 c-2 e-2

 298 
 6 F 2 S 0 8 9 7
a-1 b-2 c-2 d-2

/4 Group2
Parameter

/4 Group8
Parameter

/3 Copy A to B
A _
B _

/2 Binary I/P /3 BI1 /4 Timers

BI1 Timers
BI2 Functions
BI3 /4 Functions
BI4
BI5
BI6 /3 BI8
BI7 Timers
BI8 Functions
Refer to Section 4.2.6.8.

/2 Binary O/P /3 BO1 /4 Logic/Reset

BO1 Logic/Reset
Functions
/4 Functions
BO7
Refer to Section /3 BO7
4.2.6.9. Logic/Reset
/2 LED Functions
LED
Refer to Section
Virtual LED 4.2.6.10.

/3 LED /4 LED1 /5 Logic/Reset

LED1 Logic/Reset
Functions
/5 Functions
LED6
/4 LED6
Logic/Reset
a-1 c-3 Functions

 299 
 6 F 2 S 0 8 9 7
a-1 c-3

/3 Virtual LED /4 IND1 /5 Reset

IND1 Reset
IND2 Functions
/5 Functions
/4 IND2
Reset
Functions

/1 Test /2 Switch
Switch
Binary O/P A.M.F. 1 _
Logic circuit Off/On
Refer to Section 4.2.7. UVTST 0
Off/On
: Password trap CLPTST 0
Password [_ ] Off/S0/S3
THMRST 0
1234567890
Off/On
SHOTNUM 0
Off/S1-S6
IECTST 0
Off/On

/2 Binary O/P Operate?

ENTER=Y CANCEL=N
BO1 0 _
Disable/Enable

FAIL 0
Disable/Enable

/2 Logic
circuit
TermA
1 _
TermB
1001 _
1

 300 
 6 F 2 S 0 8 9 7

LCD AND BUTTON OPERATION INSTRUCTION

MANUAL
MODE
1. PRESS ARROW KEY TO MOVE TO EACH DISPLAYED
ITEMS
NORMAL
2. PRESS "END" KEY TO BACK TO PREVIOUS SCREEN
(DISPLAY OFF)

1=RECORD
PRESS ANY
BUTTON
EXCEPT FOR MENU 1=FAULT RECORD
VIEW "VIEW" AND ( DISPLAY ON )
"RESET"
2=EVENT RECORD

3=DISTURBANCE RECORD
METERING 1
( DISPLAY ON ) 4=COUNTER

2=STATUS
VIEW RESET
1=METERING

2=BINARY INPUT&OUPUT

METERING 13 AUTO- 3=RELAY ELELMENT

( DISPLAY ON )
MODE 1 4=TIME SYNC SOURCE

TRIP OUTPUT 5=CLOCK ADJUSTMENT

ISSUED !
VIEW RESET
TRIP 3=SETTING
( LED ON ) (VIEW)

1=RELAY VERSION

2=DESCRIPTION
LATEST FAULT * AUTO-
( DISPLAY ON ) 3=COMMUNICATION
MODE 2
4=RECORD
RELAY
FAILED ! 5=STATUS
VIEW RESET
ALARM 6=PROTECTION
( LED ON )
7=BINARY INPUT

8=BINARY OUTPUT
AUTO SUPERVISON *
9=LED
( DISPLAY ON )
*. "LATEST FAULT" AND "AUTO
SUPERVISION" SCREEN IS 4=SETTING
DISPLAYED ONLY IF DATA (CHANGE) Same as SETTING (VIEW) menu
IS STORED
VIEW RESET
5=TEST

1=SWITCH

2=BINARY OUTPUT

 301 
 6 F 2 S 0 8 9 7

 302 
 6 F 2 S 0 8 9 7

Appendix F
Case Outline

 303 
 6 F 2 S 0 8 9 7

I N SERVICE
T RIP VI EW
ALARM

258
RESET

A B 0V CAN
CEL ENTER

END

15.6 185.2 32
104
Side view
Front view
4 holes-5.5
4 holes-4.5

TB3 OPT R
TB1 T
TB3
TB1

TB2
TB2

24 9
239
T1
F1
R
T

E E

Rear view for 56

Rear view for
RS485 + 100BASE-TX Fibre optic port + 100BASE-FX 102

Panel cut-out
TB3
TB1
A1 B1 Terminal Application
1 2
3 4 TB3: A1 – A3 RS485 I/F
5 6 TB3: B1 – B2 IRIG-B
7 8 OPT Fibre optic for IEC 60870-5-103
T1 100BASE-TX
TB2
A1 B1 F1 100BASE-FX

TB1,TB2,TB3: Screw terminal (M3.5 Ring)

T1: RJ45

A10 B10 OPT: ST connector

F1: SC connector
A18 B18

Terminal block

Case Outline

 304 
 6 F 2 S 0 8 9 7

Appendix G
Typical External Connection

 305 
 6 F 2 S 0 8 9 7

GRD140 – 110D

A B C

OUTPUT CONTACTS
CT TB3- SIGNAL LIST (DEFAULT)
B4
BO1 GENERAL TRIP
A4
Core balance BO1 BO2 GENERAL TRIP
TB1- A5
CT 5 BO3 GENERAL TRIP
B5
6 Ie BO4 EF1 TRIP
A7
7 BO5 EF1 TRIP
8 Ise B7
BO2 BO6 SEF1-S1 TRIP
A6
Line VT BO7 ZOV1 TRIP
FRAME EARTH B6
B8
TB1-
A8
1 BO3
2 Ves A9
B9
FRAME EARTH A10
B10
BO4
A11
B11
(P)
TB2- A13
A1 B13
BI6 COMMAND BI6 BO5
B1 A12
BI7 COMMAND A2 B12
BI7
B2
A14
BI8 COMMAND A3
BI8 B14
B3 BO6
A4 A15
BI1 COMMAND BI1
B4 B15
A5 A16
BI2 COMMAND BI2
B5 BO7 B16
A6
BI3 COMMAND BI3
B6
A7 B17
BI4 COMMAND BI4
B7
FAIL A17
A8 A18
BI5 COMMAND BI5
B8
B18

(N)

RELAY FAIL. TB3-A2

≥1 COM-A
DD FAIL.
TB2- A9 +5Vdc A1
DC (+) COM-B
SUPPLY DC-DC RS485 I/F for IEC60870-5-103 - option (Sheathed cable)
(-) B9
0V A3
COM-0V

A10 T Opt. I/F for IEC60870-5-103 (option)

OPT
() B10 R
FRAME EARTH
E TX Ethernet LAN I/F for IEC61850 or RSM100 (100Base-TX:option)
CASE EARTH
Ethernet LAN I/F for IEC61850 or RSM100 (100Base-FX:option)
FX

TB3-B2
B1 IRIG-B

Typical External Connection

 306 
 6 F 2 S 0 8 9 7

GRD140 – 400D

Bus VT

A B C OUTPUT CONTACTS
Vs TB1-
1 TB3- SIGNAL LIST (DEFAULT)
B4
2 Ia BO1 GENERAL TRIP
3 A4
BO1 BO2 GENERAL TRIP
CT 4 Ib A5
5 BO3 GENERAL TRIP
B5
6 Ic BO4 OC1 TRIP
A7
7 BO5 EF1 TRIP
8 Ie B7
BO2 BO6 UV1 TRIP
A6
B6 BO7 ZOV1 TRIP
FRAME EARTH
B8
TB2-
Line VT A8
A1 BO3
Va A9
B1 B9
Vb
A10
A2
B2 Vc B10
BO4
A11
B11
A3
B3 Ves A13
B13
Vs BO5
A12
(Busbar or Line Voltage) FRAME EARTH
B12
(Note) In case busbar voltage Vs is introduced for
synchronizm check, zero phase voltage Ve A14
is composed from phase voltages by
software. B14
BO6
(P) A15
TB2- B15
A4
BI1 COMMAND BI1 A16
B4
A5 BO7 B16
BI2 COMMAND BI2
B5
BI3 COMMAND A6
BI3 B17
B6
A7 A17
BI4 COMMAND BI4 FAIL
B7 A18
A8 B18
BI5 COMMAND BI5
B8

(N)

RELAY FAIL.
≥1
DD FAIL.
TB3-A2
TB2- A9 COM-A
+5Vdc
DC (+)
SUPPLY DC-DC
(-) B9 A1
0V COM-B
RS485 I/F for IEC60870-5-103 - option (Sheathed cable)
A10 A3
COM-0V
() B10
FRAME EARTH T Opt. I/F for IEC60870-5-103 (option)
OPT
R
E
CASE EARTH
TX Ethernet LAN I/F for IEC61850 or RSM100 (100Base-TX:option)

Ethernet LAN I/F for IEC61850 or RSM100 (100Base-FX:option)

FX

TB3-B2
B1 IRIG-B

Typical External Connection

 307 
 6 F 2 S 0 8 9 7

GRD140 – 420D

Bus VT

A B C OUTPUT CONTACTS
TB1-
Vs TB3- SIGNAL LIST (DEFAULT)
1
B4
2 Ia BO1 GENERAL TRIP
3 A4
BO1 BO2 GENERAL TRIP
CT 4 Ib A5
5 BO3 OC1 TRIP
B5
6 Ic BO4 EF1 TRIP
A7
Core balance 7 BO5 SEF1-S1 TRIP
8 Ise B7
CT BO2 BO6 UV1 TRIP
A6
B6 BO7 ZOV1 TRIP
FRAME EARTH
B8
TB2- A8
A1 BO3
Va A9
B1 B9
Vb
A10
A2
B2 Vc B10
BO4
A11
B11
A3
B3 Ves A13
B13
Vs BO5
A12
(Busbar or LineVoltage)
FRAME EARTH B12
(Note) In case busbar voltage Vs is introduced
for synchronizm check, zero phase A14
voltage Ve is composed from phase
voltages by software. B14
BO6
A15
(P)
TB2- B15
A4
BI1 COMMAND BI1 A16
B4
BO7 B16
BI2 COMMAND A5
BI2
B5
BI3 COMMAND A6
BI3 B17
B6
A17
A7 FAIL
BI4 COMMAND BI4 A18
B7
B18
A8
BI5 COMMAND BI5
B8

(N)

RELAY FAIL.
≥1
DD FAIL.
TB2- A9 TB3-A2
+5Vdc COM-A
DC (+)
SUPPLY DC-DC
(-) B9
0V A1
COM-B
RS485 I/F for IEC60870-5-103 - option (Sheathed cable)
A10
A3
B10 COM-0V
()
FRAME EARTH
T Opt. I/F for IEC60870-5-103 (option)
OPT
E R
CASE EARTH

TX Ethernet LAN I/F for IEC61850 or RSM100 (100Base-TX:option)

Ethernet LAN I/F for IEC61850 or RSM100 (100Base-FX:option)

FX

TB3-B2
B1 IRIG-B

Typical External Connection

 308 
 6 F 2 S 0 8 9 7

GRD140 – 401D

TB3-
A4
Bus VT (+)
(1) HBO1 B4
A B C TB1-
Vs A5
1 (+)
(1) HBO2
2 Ia B5
3
CT 4 Ib A6
5 (+)
6 (1) HBO3
Ic B6
7
8 Ie A8
(+)
(1) HBO4 B8
FRAME EARTH
TB3-
TB2-
Line VT A10
A1
Va BO1
B10
B1
Vb
A11
A2
B2 Vc BO2
B11

A12
A3
B3 Ves BO3
B12
Vs
(Busbar or Line Voltage) FRAME EARTH A13

(Note) In case busbar voltage Vs is introduced for BO4 B13

synchronizm check, zero phase voltage Ve
is composed from phase voltages by
software. A14
(P) BO5
TB2- B14
A4
BI1 COMMAND BI1 A15
B4
A5 BO6
BI2 COMMAND BI2 B15
B5
BI3 COMMAND A6
BI3 B17
B6
A7 A17
BI4 COMMAND BI4 FAIL
B7 A18
A8 B18
BI5 COMMAND BI5
B8

(N)

RELAY FAIL.
≥1
DD FAIL.
TB3-A2
TB2- A9 COM-A
+5Vdc
DC (+)
SUPPLY DC-DC
(-) B9 A1
0V COM-B
RS485 I/F for IEC60870-5-103 - option (Sheathed cable)
A10 A3
COM-0V
(2) B10
FRAME EARTH T Opt. I/F for IEC60870-5-103 (option)
OPT
R
E
CASE EARTH
TX Ethernet LAN I/F for IEC61850 or RSM100 (100Base-TX:option)

Ethernet LAN I/F for IEC61850 or RSM100 (100Base-FX:option)

FX

TB3-B2
B1 IRIG-B

(1) HBO1 to HBO4: High-speed relay

(2) These connections are connected by
short-bars before shipment.

Typical External Connection

 309 
 6 F 2 S 0 8 9 7

GRD140 – 421D

TB3-
A4
Bus VT (+)
(1) HBO1 B4
A B C
Vs TB1- A5
1 (+)
(1) HBO2
2 Ia B5
3
CT 4 Ib A6
(+)
5
6 (1) HBO3
Ic B6
Core balance 7
CT 8 Ise A8
(+)
(1) HBO4 B8
FRAME EARTH
TB3-
TB2-
Line VT A10
A1
Va BO1
B10
B1
Vb
A11
A2
B2 Vc BO2
B11

A12
A3
B3 Ves BO3
B12
Vs
(Busbar or Line Voltage) FRAME EARTH A13

(Note) In case busbar voltage Vs is introduced for BO4 B13

synchronizm check, zero phase voltage Ve
is composed from phase voltages by
software. A14
(P) BO5
TB2- B14
A4
BI1 COMMAND BI1 A15
B4
A5 BO6
BI2 COMMAND BI2 B15
B5
BI3 COMMAND A6
BI3 B17
B6
A7 A17
BI4 COMMAND BI4 FAIL
B7 A18
A8 B18
BI5 COMMAND BI5
B8

(N)

RELAY FAIL.
≥1
DD FAIL.
TB3-A2
TB2- A9 COM-A
+5Vdc
DC (+)
SUPPLY DC-DC
(-) B9 A1
0V COM-B
RS485 I/F for IEC60870-5-103 - option (Sheathed cable)
A10 A3
COM-0V
(2) B10
FRAME EARTH T Opt. I/F for IEC60870-5-103 (option)
OPT
R
E
CASE EARTH
TX Ethernet LAN I/F for IEC61850 or RSM100 (100Base-TX:option)

Ethernet LAN I/F for IEC61850 or RSM100 (100Base-FX:option)

FX

TB3-B2
B1 IRIG-B

(1) HBO1 to HBO4: High-speed relay

(2) These connections are connected by
short-bars before shipment.

Typical External Connection

 310 
 6 F 2 S 0 8 9 7

CT connection
Bus Bus
TB1 -1 TB1 -1

TB1 -2 Ia TB1 -2 Ia
TB1 -3 TB1 -3

TB1 -4 Ib TB1 -4 Ib
TB1 -5 TB1 -5

TB1 -6 Ic TB1 -6 Ic
TB1 -7 TB1 -7

TB1 -8 Ie(Io) TB1 -8 Ise(Io)

[APPL-CT] = 3P Setting for Model 400 [APPL-CT] = 3P Setting for Model 420

Bus Bus
TB1 -1 TB1 -1

TB1 -2 Ia TB1 -2 Ia
TB1 -3 TB1 -3

TB1 -4 Ic TB1 -4 Ic
TB1 -5 TB1 -5

TB1 -6 Ie(Io) TB1 -6 Ie(Io)

TB1 -7 TB1 -7

TB1 -8 TB1 -8 Ise(Io)

[APPL-CT] = 2P Setting for Model 400 [APPL-CT] = 2P Setting for Model 420

Bus Bus
TB1 -1 TB1 -1

TB1 -2 TB1 -2
TB1 -3 TB1 -3

TB1 -4 TB1 -4

TB1 -5 TB1 -5

TB1 -6 Ie(Io) TB1 -6 Ie(Io)

TB1 -7 TB1 -7

TB1 -8 TB1 -8 Ise(Io)

[APPL-CT] = 1P Setting for Model 400 [APPL-CT] = 1P Setting for Model 420

 311 
 6 F 2 S 0 8 9 7

VT connection

Bus Bus
TB2–A1 TB2-A1

Va Va
TB2-B1 TB2-B1

Vb Vb
TB2-A2 TB2-A2

TB2-B2 Vc TB2-B2 Vc
TB2-A3 TB2-A3

TB2-B3 TB1-B3
Ve(Vo)

[APPLVT]=ON and [APPLVES]=Off Setting for [APPLVT]=ON and [APPLVES]=Ve Setting

Model 400 or 420 for Model 400 or 420

Bus
TB2-A1

Va
TB2-B1

Vb
TB2-A2

TB2-B2 Vc
TB2-A3
To Bus or Line voltage TB1-B3
Vs(for 25)

[APPLVT]=ON and [APPLVES]=Vs Setting

for Model 400 or 420

 312 
 6 F 2 S 0 8 9 7

Appendix H
Relay Setting Sheet
1. Relay Identification
2. Line parameter
3. Binary output setting
4. Relay setting
5. Disturbance record signal setting
6. LED setting

 313 
 6 F 2 S 0 8 9 7

1. Relay Identification Date:

Relay type Serial Number
Frequency AC current
AC voltage DC supply voltage
Password
Active setting group

2. Line parameter
CT ratio OC: EF: SEF:
VT ratio PVT: RVT:

 314 
 6 F 2 S 0 8 9 7

3. Binary output setting

Setting Default Setting Setting

Device Range Unit Contents Model Model
110D 400D 420D
Name
Settin Signal Name Settin Signal Name Settin Signal Name Setting Signal Name
BO1 Logic OR - AND － Logic gate OR -- OR -- OR --
Reset Ins - Dl - Dw - Lat － Reset application Dl -- Dl -- Dl --
In #1 0 - 3071 － Output signal 371 GEN.TRIP 371 GEN.TRIP 371 GEN.TRIP
In #2 0 - 3071 － ditto 0 0 0
In #3 0 - 3071 － ditto 0 0 0
In #4 0 - 3071 － ditto 0 0 0
In #5 0 - 3071 － ditto 0 0 0
In #6 0 - 3071 － ditto 0 0 0
TBO 0.00 - 10.00 s Dl/Dw timer 0.20 -- 0.20 -- 0.20 --
BO2 Logic OR - AND － Logic gate OR -- OR -- OR --
Reset Ins - Dl - Dw - Lat － Reset application Dl -- Dl -- Dl --
In #1 0 - 3071 － Output signal 371 GEN.TRIP 371 GEN.TRIP 371 GEN.TRIP
In #2 0 - 3071 － ditto 0 0 0
In #3 0 - 3071 － ditto 0 0 0
In #4 0 - 3071 － ditto 0 0 0
In #5 0 - 3071 － ditto 0 0 0
In #6 0 - 3071 － ditto 0 0 0
TBO 0.00 - 10.00 s Dl/Dw timer 0.20 -- 0.20 -- 0.20 --
BO3 Logic OR - AND － Logic gate OR -- OR -- OR --
Reset Ins - Dl - Dw - Lat － Reset application Dl -- Dl -- Dl --
In #1 0 - 3071 － Output signal 371 GEN.TRIP 371 GEN.TRIP 261 OC1_TRIP
In #2 0 - 3071 － ditto 0 0 0
In #3 0 - 3071 － ditto 0 0 0
In #4 0 - 3071 － ditto 0 0 0
In #5 0 - 3071 － ditto 0 0 0
In #6 0 - 3071 － ditto 0 0 0
TBO 0.00 - 10.00 s Dl/Dw timer 0.20 -- 0.20 -- 0.20 --
BO4 Logic OR - AND － Logic gate OR -- OR -- OR --
Reset Ins - Dl - Dw - Lat － Reset application Dl -- Dl -- Dl --
In #1 0 - 3071 － Output signal 281 EF1_TRIP 261 OC1_TRIP 281 EF1_TRIP
In #2 0 - 3071 － ditto 0 0 0
In #3 0 - 3071 － ditto 0 0 0
In #4 0 - 3071 － ditto 0 0 0
In #5 0 - 3071 － ditto 0 0 0
In #6 0 - 3071 － ditto 0 0 0
TBO 0.00 - 10.00 s Dl/Dw timer 0.20 -- 0.20 -- 0.20 --
BO5 Logic OR - AND － Logic gate OR -- OR -- OR --
Reset Ins - Dl - Dw - Lat － Reset application Dl -- Dl -- Dl --
In #1 0 - 3071 － Output signal 281 EF1_TRIP 281 EF1_TRIP 291 SEF1-
In #2 0 - 3071 － ditto 0 0 0
In #3 0 - 3071 － ditto 0 0 0
In #4 0 - 3071 － ditto 0 0 0
In #5 0 - 3071 － ditto 0 0 0
In #6 0 - 3071 － ditto 0 0 0
TBO 0.00 - 10.00 s Dl/Dw timer 0.20 -- 0.20 -- 0.20 --
BO6 Logic OR - AND － Logic gate OR -- OR -- OR --
Reset Ins - Dl - Dw - Lat － Reset application Dl -- Dl -- Dl --
In #1 0 - 3071 － Output signal 291 SEF1- 341 UV1_TRIP 341 UV1_TRIP
In #2 0 - 3071 － ditto 0 0 0
In #3 0 - 3071 － ditto 0 0 0
In #4 0 - 3071 － ditto 0 0 0
In #5 0 - 3071 － ditto 0 0 0
In #6 0 - 3071 － ditto 0 0 0
TBO 0.00 - 10.00 s Dl/Dw timer 0.20 -- 0.20 -- 0.20 --
BO7 Logic OR - AND － Logic gate OR -- OR -- OR --
Reset Ins - Dl - Dw - Lat － Reset application Dl -- Dl -- Dl --
In #1 0 - 3071 － Output signal 351 ZOV1_TRIP 351 ZOV1_TRIP 351 ZOV1_TRIP
In #2 0 - 3071 － ditto 0 0 0
In #3 0 - 3071 － ditto 0 0 0
In #4 0 - 3071 － ditto 0 0 0
In #5 0 - 3071 － ditto 0 0 0
In #6 0 - 3071 － ditto 0 0 0
TBO 0.00 - 10.00 s Dl/Dw timer 0.20 -- 0.20 -- 0.20 --

 315 
 6 F 2 S 0 8 9 7

4. Relay setting
Relay and Protection Scheme Setting Sheet
Def ault Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Of f set setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
1 21000 Active group 1-8 － Active setting group 1
2 21001 APPLCT Of f - 3P - 2P - 1P － Application setting of CT -- 3P
3 21010 APPLVT Of f - On － Application setting of VT -- On
4 21002 APPLVES Of f - Ve - Vs － Application setting of VT-Ves -- Ve
5 21003 CTFEN Of f - On - OPT-On － CTF Enable -- Of f
6 21005 VTF1EN Of f - On - OPT-On － VTF1 Enable -- Of f
7 21006 VTF2EN Of f - On - OPT-On － VTF2 Enable -- Of f
8 21007 CTSVEN Of f - ALM&BLK - ALM － AC input imbalance Super Visor Enable -- ALM
9 21008 V0SVEN Of f - ALM&BLK - ALM － ditto -- ALM
10 21009 V2SVEN Of f - ALM&BLK - ALM － ditto -- ALM
11 21011 AOLED Of f - On － TRIP LED lighting control at alarm output On
12 5000 Line name Specif ied by user － Line name no-name
13 6000 OCCT 1 - 20000 － Phase CT ratio -- 400
14 6001 EFCT 1 - 20000 － Residual CT ratio 400
15 6003 SEFCT 1 - 20000 － SEF CT ratio 400 -- 400
16 6004 PVT 1 - 20000 － Phase VT ratio -- 100
17 6005 VESVT 1 - 20000 － Ves's VT ratio 100
18 4000 FL X1 0.00 - 199.99 0.0 - 999.9 Ω Fault location -- 2.00 / 10.0
19 4001 X0 0.00 - 199.99 0.0 - 999.9 Ω ditto -- 6.80 / 34.0
20 4002 R1 0.00 - 199.99 0.0 - 999.9 Ω ditto -- 0.20 / 1.0
21 4003 R0 0.00 - 199.99 0.0 - 999.9 Ω ditto -- 0.70 / 3.5
22 4004 Kab 80 - 120 % ditto -- 100
23 4005 Kbc 80 - 120 % ditto -- 100
24 4006 Kca 80 - 120 % ditto -- 100
25 4007 Ka 80 - 120 % ditto -- 100
26 4008 Kb 80 - 120 % ditto -- 100
27 4009 Kc 80 - 120 % ditto -- 100
28 4010 Line 0.0 - 399.9 km ditto -- 50.0
29 1000 MOC1 D - IEC - IEEE - US - C － OC1 Delay Type -- D
30 1001 MOC2 D - IEC - IEEE - US - C － OC2 Delay Type -- D
31 1002 MEF1 D - IEC - IEEE - US - C － EF1 Delay Type D
32 1003 MEF2 D - IEC - IEEE - US - C － EF2 Delay Type D
33 1004 MSE1 D - IEC - IEEE - US - C － SEF1 Delay Type D -- D
34 1005 MSE2 D - IEC - IEEE - US - C － SEF2 Delay Type D -- D
35 1006 MNC1 D - IEC - IEEE - US - C － NOC1 Delay Type -- D
36 1007 MNC2 D - IEC - IEEE - US - C － NOC2 Delay Type -- D
37 1008 OC OC1EN Of f - On － OC1 Enable -- On
38 1009 OC1-DIR FWD - REV - NON － OC1 Directional Characteristic -- FWD
39 1010 MOC1C-IEC NI - VI - EI - LTI － OC1 IEC Inverse Curve Type -- NI
40 1011 MOC1C-IEEE MI - VI - EI － OC1 IEEE Inverse Curve Type -- MI
41 1012 MOC1C-US CO2 - CO8 － OC1 US Inverse Curve Type -- CO2
42 1013 OC1R DEF - DEP － OC1 Reset Characteristic -- DEF
43 1208 OC1-2F NA - Block － 2f Block Enable -- NA
44 1014 VTF-OC1BLK Of f - On － VTF block enable -- Of f
45 1015 OC2EN Of f - On － OC2 Enable -- Of f
46 1016 OC2-DIR FWD - REV - NON － OC2 Directional Characteristic -- FWD
47 1017 MOC2C-IEC NI - VI - EI - LTI － OC2 IEC Inverse Curve Type -- NI
48 1018 MOC2C-IEEE MI - VI - EI － OC2 IEEE Inverse Curve Type -- MI
49 1019 MOC2C-US CO2 - CO8 － OC2 US Inverse Curve Type -- CO2
50 1020 OC2R DEF - DEP － OC2 Reset Characteristic -- DEF
51 1209 OC2-2F NA - Block － 2f Block Enable -- NA
52 1021 VTF-OC2BLK Of f - On － VTF block enable -- Of f
53 1022 OC3EN Of f - On － OC3 Enable -- Of f
54 1023 OC3-DIR FWD - REV - NON － OC3 Directional Characteristic -- FWD
55 1210 OC3-2F NA - Block － 2f Block Enable -- NA
56 1024 VTF-OC3BLK Of f - On － VTF block enable -- Of f
57 1025 OC4EN Of f - On － OC4 Enable -- Of f
58 1026 OC4-DIR FWD - REV - NON － OC4 Directional Characteristic -- FWD
59 1211 OC4-2F NA - Block － 2f Block Enable -- NA
60 1027 VTF-OC4BLK Of f - On － VTF block enable -- Of f
61 1028 OCTP 3POR - 2OUTOF3 － OC trip mode -- 3POR
62 1029 EF EF1EN Of f - On - POP － EF1 Enable On
63 1030 EF1-DIR FWD - REV - NON － EF1 Directional Characteristic FWD
64 1031 MEF1C-IEC NI - VI - EI - LTI － EF1 IEC Inverse Curve Type NI
65 1032 MEF1C-IEEE MI - VI - EI － EF1 IEEE Inverse Curve Type MI
66 1033 MEF1C-US CO2 - CO8 － EF1 US Inverse Curve Type CO2
67 1034 EF1R DEF - DEP － EF1 Reset Characteristic DEF
68 1212 EF1-2F NA - Block － 2f Block Enable -- NA
69 1035 CTF-EF1BLK Of f - On － CTF block enable -- Of f
70 1036 VTF-EF1BLK Of f - On － VTF block enable -- Of f

 316 
 6 F 2 S 0 8 9 7

Relay and Protection Scheme Setting Sheet

Default Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Offset setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
71 1037 EF2EN Off - On - POP － EF2 Enable Off
72 1038 EF2-DIR FWD - REV - NON － EF2 Directional Characteristic FWD
73 1039 MEF2C-IEC NI - VI - EI - LTI － EF2 IEC Inverse Curve Type NI
74 1040 MEF2C-IEEE MI - VI - EI － EF2 IEEE Inverse Curve Type MI
75 1041 MEF2C-US CO2 - CO8 － EF2 US Inverse Curve Type CO2
76 1042 EF2R DEF - DEP － EF2 Reset Characteristic DEF
77 1213 EF2-2F NA - Block － 2f Block Enable -- NA
78 1043 CTF-EF2BLK Off - On － CTF block enable -- Off
79 1044 VTF-EF2BLK Off - On － VTF block enable -- Off
80 1045 EF3EN Off - On - POP － EF3 Enable Off
81 1046 EF3-DIR FWD - REV - NON － EF3 Directional Characteristic FWD
82 1214 EF3-2F NA - Block － 2f Block Enable -- NA
83 1047 CTF-EF3BLK Off - On － CTF block enable -- Off
84 1048 VTF-EF3BLK Off - On － VTF block enable -- Off
85 1049 EF4EN Off - On - POP － EF4 Enable Off
86 1050 EF4-DIR FWD - REV - NON － EF4 Directional Characteristic FWD
87 1215 EF4-2F NA - Block － 2f Block Enable -- NA
88 1051 CTF-EF4BLK Off - On － CTF block enable -- Off
89 1052 VTF-EF4BLK Off - On － VTF block enable -- Off
90 1053 CURREV Off - 1 - 2 - 3 - 4 － Current reverse detection Off
91 1054 SEF SE1EN Off - On － SEF1 Enable On -- On
92 1055 SE1-DIR FWD - REV - NON － SEF1 Directional Characteristic FWD -- FWD
93 1056 MSE1C-IEC NI - VI - EI - LTI － SEF1 IEC Inverse Curve Type NI -- NI
94 1057 MSE1C-IEEE MI - VI - EI － SEF1 IEEE Inverse Curve Type MI -- MI
95 1058 MSE1C-US CO2 - CO8 － SEF1 US Inverse Curve Type CO2 -- CO2
96 1059 SE1R DEF - DEP － SEF1 Reset Characteristic DEF -- DEF
97 1060 SE1S2 Off - On － SEF1 Stage 2 Timer Enable Off -- Off
98 1216 SE1-2F NA - Block － 2f Block Enable -- NA
99 1061 VTF-SE1BLK Off - On － VTF block enable -- Off
100 1062 SE2EN Off - On － SEF2 Enable Off -- Off
101 1063 SE2-DIR FWD - REV - NON － SEF2 Directional Characteristic FWD -- FWD
102 1064 MSE2C-IEC NI - VI - EI - LTI － SEF2 IEC Inverse Curve Type NI -- NI
103 1065 MSE2C-IEEE MI - VI - EI － SEF2 IEEE Inverse Curve Type MI -- MI
104 1066 MSE2C-US CO2 - CO8 － SEF2 US Inverse Curve Type CO2 -- CO2
105 1067 SE2R DEF - DEP － SEF2 Reset Characteristic DEF -- DEF
106 1217 SE2-2F NA - Block － 2f Block Enable -- NA
107 1068 VTF-SE2BLK Off - On － VTF block enable -- Off
108 1069 SE3EN Off - On － SEF3 Enable Off -- Off
109 1070 SE3-DIR FWD - REV - NON － SEF3 Directional Characteristic FWD -- FWD
110 1218 SE3-2F NA - Block － 2f Block Enable -- NA
111 1071 VTF-SE3BLK Off - On － VTF block enable -- Off
112 1072 SE4EN Off - On － SEF4 Enable Off -- Off
113 1073 SE4-DIR FWD - REV - NON － SEF4 Directional Characteristic FWD -- FWD
114 1219 SE4-2F NA - Block － 2f Block Enable -- NA
115 1074 VTF-SE4BLK Off - On － VTF block enable -- Off
116 1075 RPEN Off - On － Residual Power block Enable Off -- Off
117 1076 NOC NC1EN Off - On － NOC1 Enable -- Off
118 1077 NC1-DIR FWD - REV - NON － NOC1 Directional Characteristic -- FWD
119 1078 MNC1C-IEC NI - VI - EI - LTI － NOC1 IEC InverNC Curve Type -- NI
120 1079 MNC1C-IEEE MI - VI - EI － NOC1 IEEE InverNC Curve Type -- MI
121 1080 MNC1C-US CO2 - CO8 － NOC1 US InverNC Curve Type -- CO2
122 1081 NC1R DEF - DEP － NOC1 ReNCt Characteristic -- DEF
123 1220 NC1-2F NA - Block － 2f Block Enable -- NA
124 1082 CTF-NC1BLK Off - On － CTF block enable -- Off
125 1083 VTF-NC1BLK Off - On － VTF block enable -- Off
126 1084 NC2EN Off - On － NOC2 Enable -- Off
127 1085 NC2-DIR FWD - REV - NON － NOC2 Directional Characteristic -- FWD
128 1221 MNC2C-IEC NI - VI - EI - LTI － NOC2 IEC InverNC Curve Type -- NI
129 1222 MNC2C-IEEE MI - VI - EI － NOC2 IEEE InverNC Curve Type -- MI
130 1223 MNC2C-US CO2 - CO8 － NOC2 US InverNC Curve Type -- CO2
131 1224 NC2R DEF - DEP － NOC2 ReNCt Characteristic -- DEF
132 1225 NC2-2F NA - Block － 2f Block Enable -- NA
133 1086 CTF-NC2BLK Off - On － CTF block enable -- Off
134 1087 VTF-NC2BLK Off - On － VTF block enable -- Off
135 1088 UC UC1EN Off - On － UC1 Enable -- Off
136 1089 CTF-UC1BLK Off - On － CTF block enable -- Off
137 1090 UC2EN Off - On － UC2 Enable -- Off
138 1091 CTF-UC2BLK Off - On － CTF block enable -- Off
139 1092 Thermal THMEN Off - On － Thermal OL Enable -- Off
140 1093 THMAEN Off - On － Thermal Alarm Enable -- Off
141 1094 BCD BCDEN Off - On － Broken Conductor Enable -- Off
142 1226 BCD-2F NA - Block － 2f Block Enable -- NA
143 1095 CBF BTC Off - On － Back-trip control -- Off
144 1096 RTC Off - DIR - OC － Re-trip control -- Off
145 1097 Cold Load CLEN Off - On － Cold Load Protection Enable -- Off
146 1098 CLDOEN Off - On － Cold Load drop-off Enable -- Off

 317 
 6 F 2 S 0 8 9 7

Relay and Protection Scheme Setting Sheet

Def ault Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Of f set setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
147 1099 OV OV1EN Of f - DT - IDMT - C － OV1 Enable -- Of f
148 1100 OV2EN Of f - DT - IDMT - C － OV2 Enable -- Of f
149 1227 OV3EN Of f - On － OV3 Enable -- Of f
150 1228 OV4EN Of f - On － OV4 Enable -- Of f
151 1101 UV UV1EN Of f - DT - IDMT - C － UV1 Enable -- DT
152 1102 VTF-UV1BLK Of f - On － VTF block enable -- Of f
153 1103 UV2EN Of f - DT - IDMT - C － UV2 Enable -- DT
154 1104 VTF-UV2BLK Of f - On － VTF block enable -- Of f
155 1105 UV3EN Of f - On － UV3 Enable -- Of f
156 1241 VTF-UV3BLK Of f - On － VTF block enable -- Of f
157 1229 UV4EN Of f - On － UV4 Enable -- Of f
158 1230 VTF-UV4BLK Of f - On － VTF block enable -- Of f
159 1231 VBLKEN Of f - On － UV Block Enable -- Of f
160 1106 ZOV ZOV1EN Of f - DT - IDMT - C － ZOV1 Enable DT
161 1107 VTF-ZV1BLK Of f - On － VTF block enable -- Of f
162 1108 ZOV2EN Of f - DT - IDMT - C － ZOV2 Enable Of f
163 1109 VTF-ZV2BLK Of f - On － VTF block enable -- Of f
164 1110 NOV NOV1EN Of f - DT - IDMT - C － NOV1 Enable -- Of f
165 1111 VTF-NV1BLK Of f - On － VTF block enable -- Of f
166 1112 NOV2EN Of f - DT - IDMT - C － NOV2 Enable -- Of f
167 1113 VTF-NV2BLK Of f - On － VTF block enable -- Of f
168 1114 FRQ FRQ1EN Of f - OF - UF － FRQ1 Enable -- Of f
169 1115 FRQ2EN Of f - OF - UF － FRQ2 Enable -- Of f
170 1116 FRQ3EN Of f - OF - UF － FRQ3 Enable -- Of f
171 1117 FRQ4EN Of f - OF - UF － FRQ4 Enable -- Of f
172 1232 DFRQ DFRQ1EN Of f - R - D － DFRQ1 Enable -- Of f
173 1233 DFRQ2EN Of f - R - D － DFRQ2 Enable -- Of f
174 1234 DFRQ3EN Of f - R - D － DFRQ3 Enable -- Of f
175 1235 DFRQ4EN Of f - R - D － DFRQ4 Enable -- Of f
176 3000 OC OCθ -95 - 95 deg OC Characteristic Angle -- -45
177 3001 OC1 0.1 - 25.0 0.02 - 5.00 A OC1 Threshold setting -- 5.0 / 1.00
178 12000 TOC1 0.00 - 300.00 s OC1 Def inite time setting -- 1.00
179 3002 TOC1M 0.010 - 1.500 － OC1 Time multiplier setting -- 1.000
180 3003 TOC1R 0.0 - 300.0 s OC1 Def inite time reset delay -- 0.0
181 3004 TOC1RM 0.010 - 1.500 － OC1 Dependent time reset time multiplier -- 1.000
182 3005 OC2 0.1 - 25.0 0.02 - 5.00 A OC2 Threshold setting -- 25.0 / 5.00
183 12001 TOC2 0.00 - 300.00 s OC2 Def inite time setting -- 1.00
184 3006 TOC2M 0.010 - 1.500 － OC2 Time multiplier setting -- 1.000
185 3007 TOC2R 0.0 - 300.0 s OC2 Def inite time reset delay -- 0.0
186 3008 TOC2RM 0.010 - 1.500 － OC2 Dependent time reset time multiplier -- 1.000
187 3009 OC3 0.1 - 250.0 0.02 - 50.00 A OC3 Threshold setting -- 50.0 / 10.00
188 12002 TOC3 0.00 - 300.00 s OC3 Def inite time setting -- 1.00
189 3010 OC4 0.1 - 250.0 0.02 - 50.00 A OC4 Threshold setting -- 100.0 / 20.00
190 12003 TOC4 0.00 - 300.00 s OC4 Def inite time setting -- 1.00
191 3011 OC1-k 0.000 - 30.000 － Conf igurable IDMT Curve setting of OC1 -- 0.000
192 3012 OC1-α 0.00 - 5.00 － ditto -- 0.00
193 3013 OC1-C 0.000 - 5.000 － ditto -- 0.000
194 3014 OC1-kr 0.000 - 30.000 － ditto -- 0.000
195 3015 OC1-β 0.00 - 5.00 － ditto -- 0.00
196 3016 OC2-k 0.000 - 30.000 － Conf igurable IDMT Curve setting of OC2 -- 0.000
197 3017 OC2-α 0.00 - 5.00 － ditto -- 0.00
198 3018 OC2-C 0.000 - 5.000 － ditto -- 0.000
199 3019 OC2-kr 0.000 - 30.000 － ditto -- 0.000
200 3020 OC2-β 0.00 - 5.00 － ditto -- 0.00
201 3021 EF EFθ -95 - 95 deg EF Characteristic Angle -45
202 3022 EFV 0.5 - 100.0 V EF ZPS voltage level 3.0
203 3023 EF1 0.1 - 25.0 0.02 - 5.00 A EF1 Threshold setting 1.5 / 0.30
204 12004 TEF1 0.00 - 300.00 s EF1 EFinite time setting 1.00
205 3024 TEF1M 0.010 - 1.500 － EF1 Time multiplier setting 1.000
206 3025 TEF1R 0.0 - 300.0 s EF1 EFinite time reset delay 0.0
207 3026 TEF1RM 0.010 - 1.500 － EF1 Dependent time reset time multiplier 1.000
208 3027 EF2 0.1 - 25.0 0.02 - 5.00 A EF2 Threshold setting 15.0 / 3.00
209 12005 TEF2 0.00 - 300.00 s EF2 EFinite time setting 1.00
210 3028 TEF2M 0.010 - 1.500 － EF2 Time multiplier setting 1.000
211 3029 TEF2R 0.0 - 300.0 s EF2 EFinite time reset delay 0.0
212 3030 TEF2RM 0.010 - 1.500 － EF2 Dependent time reset time multiplier 1.000
213 3031 EF3 0.1 - 250.0 0.02 - 50.00 A EF3 Threshold setting 25.0 / 5.00
214 12006 TEF3 0.00 - 300.00 s EF3 EFinite time setting 1.00
215 3032 EF4 0.1 - 250.0 0.02 - 50.00 A EF4 Threshold setting 50.0 / 10.00
216 12007 TEF4 0.00 - 300.00 s EF4 EFinite time setting 1.00
217 12008 TREBK 0.00 - 10.00 s Current reverse blocking time 0.10
218 3033 EF1-k 0.000 - 30.000 － Conf igurable IDMT Curve setting of EF1 0.000
219 3034 EF1-α 0.00 - 5.00 － ditto 0.00
220 3035 EF1-C 0.000 - 5.000 － ditto 0.000
221 3036 EF1-kr 0.000 - 30.000 － ditto 0.000
222 3037 EF1-β 0.00 - 5.00 － ditto 0.00

 318 
 6 F 2 S 0 8 9 7

Relay and Protection Scheme Setting Sheet

Def ault Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Of f set setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
223 3038 EF2-k 0.000 - 30.000 － Conf igurable IDMT Curve setting of EF2 0.000
224 3039 EF2-α 0.00 - 5.00 － ditto 0.00
225 3040 EF2-C 0.000 - 5.000 － ditto 0.000
226 3041 EF2-kr 0.000 - 30.000 － ditto 0.000
227 3042 EF2-β 0.00 - 5.00 － ditto 0.00
228 3043 SEF SEθ -95 - 95 deg SEF Characteristic Angle 0 -- 0
229 3044 SEV 0.5 - 100.0 V SEF ZPS voltage level 3.0 -- 3.0
230 3045 SE1 0.01 - 1.00 0.002 - 0.200 A SEF1 Threshold setting 0.05 / 0.010 -- 0.05 / 0.010
231 12009 TSE1 0.00 - 300.00 s SEF1 Def inite time setting 1.00 -- 1.00
232 3046 TSE1M 0.010 - 1.500 － SEF1 Time multiplier setting 1.000 -- 1.000
233 3047 TSE1R 0.0 - 300.0 s SEF1 Def inite time reset delay 0.0 -- 0.0
234 3048 TSE1RM 0.010 - 1.500 － SEF1 Dependent time reset time multiplier 1.000 -- 1.000
235 12010 TS1S2 0.00 - 300.00 s SEF1 Stage 2 def inite timer settings 1.00 -- 1.00
236 3049 SE2 0.01 - 1.00 0.002 - 0.200 A SEF2 Threshold setting 0.05 / 0.010 -- 0.05 / 0.010
237 12011 TSE2 0.00 - 300.00 s SEF2 Def inite time setting 1.00 -- 1.00
238 3050 TSE2M 0.010 - 1.500 － SEF2 Time multiplier setting 1.000 -- 1.000
239 3051 TSE2R 0.0 - 300.0 s SEF2 Def inite time reset delay 0.0 -- 0.0
240 3052 TSE2RM 0.010 - 1.500 － SEF2 Dependent time reset time multiplier 1.000 -- 1.000
241 3053 SE3 0.01 - 1.00 0.002 - 0.200 A SEF3 Threshold setting 0.05 / 0.010 -- 0.05 / 0.010
242 12012 TSE3 0.00 - 300.00 s SEF3 Def inite time setting 1.00 -- 1.00
243 3054 SE4 0.01 - 1.00 0.002 - 0.200 A SEF4 Threshold setting 0.05 / 0.010 -- 0.05 / 0.010
244 12013 TSE4 0.00 - 300.00 s SEF4 Def inite time setting 1.00 -- 1.00
245 3055 RP 0.00 - 100.00 0.00 - 20.00 W Residual Power Threshold 0.00 / 0.00 -- 0.00 / 0.00
246 3056 SE1-k 0.000 - 30.000 － Conf igurable IDMT Curve setting of SEF1 0.000 -- 0.000
247 3057 SE1-α 0.00 - 5.00 － ditto 0.00 -- 0.00
248 3058 SE1-C 0.000 - 5.000 － ditto 0.000 -- 0.000
249 3059 SE1-kr 0.000 - 30.000 － ditto 0.000 -- 0.000
250 3060 SE1-β 0.00 - 5.00 － ditto 0.00 -- 0.00
251 3061 SE2-k 0.000 - 30.000 － Conf igurable IDMT Curve setting of SEF2 0.000 -- 0.000
252 3062 SE2-α 0.00 - 5.00 － ditto 0.00 -- 0.00
253 3063 SE2-C 0.000 - 5.000 － ditto 0.000 -- 0.000
254 3064 SE2-kr 0.000 - 30.000 － ditto 0.000 -- 0.000
255 3065 SE2-β 0.00 - 5.00 － ditto 0.00 -- 0.00
256 3066 NOC NCθ -95 - 95 deg NOC Characteristic Angle -- -45
257 3067 NCV 0.5 - 25.0 V NOC NPS voltage level -- 3.0
258 3068 NC1 0.5 - 10.0 0.10 - 2.00 A NOC1 Threshold setting -- 2.0 / 0.40
259 12014 TNC1 0.00 - 300.00 s NOC1 Def inite time setting -- 1.00
260 3069 TNC1M 0.010 - 1.500 － NOC1 Time multiplier setting -- 1.000
261 3070 TNC1R 0.0 - 300.0 s NOC1 Def inite time reset delay -- 0.0
262 3071 TNC1RM 0.010 - 1.500 － NOC1 Dependent time reset time multiplier -- 1.000
263 3072 NC2 0.5 - 10.0 0.10 - 2.00 A NOC2 Threshold setting -- 1.0 / 0.20
264 12015 TNC2 0.00 - 300.00 s NOC2 Def inite time setting -- 1.00
265 3132 TNC2M 0.010 - 1.500 － NOC2 Time multiplier setting -- 1.000
266 3158 TNC2R 0.0 - 300.0 s NOC2 Def inite time reset delay -- 0.0
267 3133 TNC2RM 0.010 - 1.500 － NOC2 Dependent time reset time multiplier -- 1.000
268 3073 NC1-k 0.000 - 30.000 － Conf igurable IDMT Curve setting of NOC1 -- 0.000
269 3074 NC1-α 0.00 - 5.00 － ditto -- 0.00
270 3075 NC1-C 0.000 - 5.000 － ditto -- 0.000
271 3076 NC1-kr 0.000 - 30.000 － ditto -- 0.000
272 3077 NC1-β 0.00 - 5.00 － ditto -- 0.00
273 3134 NC2-k 0.000 - 30.000 － Conf igurable IDMT Curve setting of NOC2 -- 0.000
274 3135 NC2-α 0.00 - 5.00 － ditto -- 0.00
275 3136 NC2-C 0.000 - 5.000 － ditto -- 0.000
276 3137 NC2-kr 0.000 - 30.000 － ditto -- 0.000
277 3138 NC2-β 0.00 - 5.00 － ditto -- 0.00
278 3078 UC UC1 0.5 - 10.0 0.10 - 2.00 A UC1 Threshold setting -- 1.0 / 0.20
279 12016 TUC1 0.00 - 300.00 s UC1 Def inite time setting -- 1.00
280 3079 UC2 0.5 - 10.0 0.10 - 2.00 A UC2 Threshold setting -- 2.0 / 0.40
281 12017 TUC2 0.00 - 300.00 s UC2 Def inite time setting -- 1.00
282 3080 Thermal THM 2.0 - 10.0 0.40 - 2.00 A Thermal overload setting -- 5.0 / 1.00
283 3081 THMIP 0.0 - 5.0 0.00 - 1.00 A Pre Current value -- 0.0 / 0.00
284 3082 TTHM 0.5 - 500.0 min Thermal Time Constant -- 10.0
285 3083 THMA 50 - 99 % Thermal alarm setting -- 80
286 3084 BCD BCD 0.10 - 1.00 － Broken Conductor Threshold setting -- 0.20
287 12018 TBCD 0.00 - 300.00 s Broken Conductor Def inite time setting -- 1.00
288 3085 CBF CBF 0.5 - 10.0 0.10 - 2.00 A CBF Threshold setting -- 2.5 / 0.50
289 12019 TBTC 0.00 - 300.00 s Back trip Def inite time setting -- 0.50
290 12020 TRTC 0.00 - 300.00 s Re-trip Def inite time setting -- 0.40
291 3159 Inrush ICD-2f 10 - 50 % Sensitivity of 2f -- 15
292 3139 ICDOC 0.5 - 25.0 0.10 - 5.00 A Threshold of f undamental current -- 0.5 / 0.10
293 3086 Cold Load OC1 0.1 - 25.0 0.02 - 5.00 A OC1 Threshold setting in CLP mode -- 10.0 / 2.00
294 3087 OC2 0.1 - 25.0 0.02 - 5.00 A OC2 Threshold setting in CLP mode -- 25.0 / 5.00
295 3088 OC3 0.1 - 250.0 0.02 - 50.00 A OC3 Threshold setting in CLP mode -- 100.0 / 20.00
296 3089 OC4 0.1 - 250.0 0.02 - 50.00 A OC4 Threshold setting in CLP mode -- 200.0 / 40.00
297 3090 EF1 0.1 - 25.0 0.02 - 5.00 A EF1 Threshold setting in CLP mode -- 10.0 / 2.00
298 3091 EF2 0.1 - 25.0 0.02 - 5.00 A EF2 Threshold setting in CLP mode -- 25.0 / 5.00

 319 
 6 F 2 S 0 8 9 7

Relay and Protection Scheme Setting Sheet

Def ault Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Of f set setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
299 3092 EF3 0.1 - 250.0 0.02 - 50.00 A EF3 Threshold setting in CLP mode -- 100.0 / 20.00
300 3093 EF4 0.1 - 250.0 0.02 - 50.00 A EF4 Threshold setting in CLP mode -- 200.0 / 40.00
301 3094 SE1 0.01 - 1.00 0.002 - 0.200 A SEF1 Threshold setting in CLP mode -- 0.10 / 0.020
302 3095 SE2 0.01 - 1.00 0.002 - 0.200 A SEF2 Threshold setting in CLP mode -- 0.10 / 0.020
303 3096 SE3 0.01 - 1.00 0.002 - 0.200 A SEF3 Threshold setting in CLP mode -- 0.10 / 0.020
304 3097 SE4 0.01 - 1.00 0.002 - 0.200 A SEF4 Threshold setting in CLP mode -- 0.10 / 0.020
305 3098 NC1 0.5 - 10.0 0.10 - 2.00 A NOC1 Threshold setting in CLP mode -- 4.0 / 0.80
306 3099 NC2 0.5 - 10.0 0.10 - 2.00 A NOC2 Threshold setting in CLP mode -- 2.0 / 0.40
307 3100 BCD 0.10 - 1.00 － Broken Conductor Threshold setting in CLP mode -- 0.40
308 12021 TCLE 0 - 10000 s Cold load enable timer -- 100
309 12022 TCLR 0 - 10000 s Cold load reset timer -- 100
310 3101 ICLDO 0.5 - 10.0 0.10 - 2.00 A Cold load drop-out threshold setting -- 2.5 / 0.50
311 12023 TCLDO 0.00 - 100.00 s Cold load drop-out timer -- 0.00
312 3102 OV OV1 10.0 - 200.0 V OV1 Threshold setting -- 120.0
313 12024 TOV1 0.00 - 300.00 s OV1 Def inite time setting -- 1.00
314 3103 TOV1M 0.05 - 100.00 － OV1 Time multiplier setting -- 1.00
315 3104 TOV1R 0.0 - 300.0 s OV1 Def inite time reset delay -- 0.0
316 3105 OV1DPR 10 - 98 % OV1 DO/PU ratio -- 95
317 3106 OV2 10.0 - 200.0 V OV2 Threshold setting -- 140.0
318 12025 TOV2 0.00 - 300.00 s OV2 Def inite time setting -- 1.00
319 3140 TOV2M 0.05 - 100.00 － OV2 Time multiplier setting -- 1.00
320 3141 TOV2R 0.0 - 300.0 s OV2 Def inite time reset delay -- 0.0
321 3107 OV2DPR 10 - 98 % OV2 DO/PU ratio -- 95
322 3142 OV3 10.0 - 200.0 V OV3 Threshold setting -- 140.0
323 12065 TOV3 0.00 - 300.00 s OV3 Def inite time setting -- 1.00
324 3160 OV3DPR 10 - 98 % OV3 DO/PU ratio -- 95
325 3143 OV4 10.0 - 200.0 V OV4 Threshold setting -- 140.0
326 12066 TOV4 0.00 - 300.00 s OV4 Def inite time setting -- 1.00
327 3144 OV4DPR 10 - 98 % OV4 DO/PU ratio -- 95
328 3170 OV1-k 0.00 - 300.00 － Conf igurable IDMT Curve setting of OV1 -- 1.00
329 3171 OV1-α 0.00 - 5.00 － ditto -- 1.00
330 3172 OV1-C 0.000 - 5.000 － ditto -- 0.000
331 3173 OV2-k 0.00 - 300.00 － Conf igurable IDMT Curve setting of OV2 -- 1.00
332 3174 OV2-α 0.00 - 5.00 － ditto -- 1.00
333 3175 OV2-C 0.000 - 5.000 － ditto -- 0.000
334 3108 UV UV1 5.0 - 130.0 V UV1 Threshold setting -- 60.0
335 12026 TUV1 0.00 - 300.00 s UV1 Def inite time setting -- 1.00
336 3109 TUV1M 0.05 - 100.00 － UV1 Time multiplier setting -- 1.00
337 3110 TUV1R 0.0 - 300.0 s UV1 Def inite time reset delay -- 0.0
338 3111 UV2 5.0 - 130.0 V UV2 Threshold setting -- 40.0
339 12027 TUV2 0.00 - 300.00 s UV2 Def inite time setting -- 1.00
340 3145 TUV2M 0.05 - 100.00 － UV2 Time multiplier setting -- 1.00
341 3146 TUV2R 0.0 - 300.0 s UV2 Def inite time reset delay -- 0.0
342 3147 UV3 5.0 - 130.0 V UV3 Threshold setting -- 40.0
343 12067 TUV3 0.00 - 300.00 s UV3 Def inite time setting -- 1.00
344 3148 UV4 5.0 - 130.0 V UV4 Threshold setting -- 40.0
345 12068 TUV4 0.00 - 300.00 s UV4 Def inite time setting -- 1.00
346 3112 VBLK 5.0 - 20.0 V UV Blocking threshold -- 10.0
347 3176 UV1-k 0.00 - 300.00 － Conf igurable IDMT Curve setting of UV1 -- 1.00
348 3177 UV1-α 0.00 - 5.00 － ditto -- 1.00
349 3178 UV1-C 0.000 - 5.000 － ditto -- 0.000
350 3179 UV2-k 0.00 - 300.00 － Conf igurable IDMT Curve setting of UV2 -- 1.00
351 3180 UV2-α 0.00 - 5.00 － ditto -- 1.00
352 3181 UV2-C 0.000 - 5.000 － ditto -- 0.000
353 3113 ZOV ZOV1 1.0 - 160.0 V ZOV1 Threshold setting 20.0
354 12028 TZOV1 0.00 - 300.00 s ZOV1 Def inite time setting 1.00
355 3114 TZOV1M 0.05 - 100.00 － ZOV1 Time multiplier setting 1.00
356 3115 TZOV1R 0.0 - 300.0 s ZOV1 Def inite time reset delay 0.0
357 3116 ZOV2 1.0 - 160.0 V ZOV2 Threshold setting 40.0
358 12029 TZOV2 0.00 - 300.00 s ZOV2 Def inite time setting 1.00
359 3149 TZOV2M 0.05 - 100.00 － ZOV2 Time multiplier setting 1.00
360 3150 TZOV2R 0.0 - 300.0 s ZOV2 Def inite time reset delay 0.0
361 3182 ZOV1-k 0.00 - 300.00 － Conf igurable IDMT Curve setting of ZOV1 1.00
362 3183 ZOV1-α 0.00 - 5.00 － ditto 1.00
363 3184 ZOV1-C 0.000 - 5.000 － ditto 0.000
364 3185 ZOV2-k 0.00 - 300.00 － Conf igurable IDMT Curve setting of ZOV2 1.00
365 3186 ZOV2-α 0.00 - 5.00 － ditto 1.00
366 3187 ZOV2-C 0.000 - 5.000 － ditto 0.000
367 3117 NOV NOV1 1.0 - 160.0 V NOV1 Threshold setting -- 20.0
368 12030 TNOV1 0.00 - 300.00 s NOV1 Def inite time setting -- 1.00
369 3118 TNOV1M 0.05 - 100.00 － NOV1 Time multiplier setting -- 1.00
370 3119 TNOV1R 0.0 - 300.0 s NOV1 Def inite time reset delay -- 0.0
371 3120 NOV2 1.0 - 160.0 V NOV2 Threshold setting -- 40.0
372 12031 TNOV2 0.00 - 300.00 s NOV2 Def inite time setting -- 1.00
373 3151 TNOV2M 0.05 - 100.00 － NOV2 Time multiplier setting -- 1.00
374 3152 TNOV2R 0.0 - 300.0 s NOV2 Def inite time reset delay -- 0.0

 320 
 6 F 2 S 0 8 9 7

Relay and Protection Scheme Setting Sheet

Def ault Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Of f set setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
375 3188 NOV1-k 0.00 - 300.00 － Conf igurable IDMT Curve setting of NOV1 -- 1.00
376 3189 NOV1-α 0.00 - 5.00 － ditto -- 1.00
377 3190 NOV1-C 0.000 - 5.000 － ditto -- 0.000
378 3191 NOV2-k 0.00 - 300.00 － Conf igurable IDMT Curve setting of NOV2 -- 1.00
379 3192 NOV2-α 0.00 - 5.00 － ditto -- 1.00
380 3193 NOV2-C 0.000 - 5.000 － ditto -- 0.000
381 3121 FRQ FRQ1 -10.00 - 10.00 Hz FRQ1 Threshold setting -- -1.00
382 12032 TFRQ1 0.00 - 300.00 s FRQ1 Def inite time setting -- 1.00
383 3122 FRQ2 -10.00 - 10.00 Hz FRQ2 Threshold setting -- -1.00
384 12033 TFRQ2 0.00 - 300.00 s FRQ2 Def inite time setting -- 1.00
385 3123 FRQ3 -10.00 - 10.00 Hz FRQ3 Threshold setting -- -1.00
386 12034 TFRQ3 0.00 - 300.00 s FRQ3 Def inite time setting -- 1.00
387 3124 FRQ4 -10.00 - 10.00 Hz FRQ4 Threshold setting -- -1.00
388 12035 TFRQ4 0.00 - 300.00 s FRQ4 Def inite time setting -- 1.00
389 3125 FVBLK 40.0 - 100.0 V UV Blocking threshold -- 40.0
390 3153 DFRQ DFRQ1 0.1 - 15.0 Hzs DFRQ1 Threshold setting. -- 0.5
391 3154 DFRQ2 0.1 - 15.0 Hzs DFRQ2 Threshold setting. -- 0.5
392 3155 DFRQ3 0.1 - 15.0 Hzs DFRQ3 Threshold setting. -- 0.5
393 3156 DFRQ4 0.1 - 15.0 Hzs DFRQ4 Threshold setting. -- 0.5
394 3126 CTF/VTF EFF 0.1 - 25.0 0.02 - 5.00 A EF Threshold setting f or CTF/VTF scheme. -- 1.0 / 0.20
395 OCDF 0.5(Fixed) 0.1(Fixed) A OCD Threshold setting f or CTF/VTF scheme. -- --
396 3127 ZOVF 5.0 - 130.0 V ZOV Threshold setting f or CTF/VTF scheme. -- 20.0
397 3128 UVF 5.0 - 130.0 V UV(Ph-G) Threshold setting f or VTF scheme. -- 51.0
398 1118 ARC ARCEN Of f - On － Autoreclosing Enable. On
399 1119 ARC-NUM S1 - S2 - S3 - S4 - S5 － Reclosing shot max. number S1
400 1120 VCHK Of f - LD - DL - DD - S － Autoreclosing volatge check -- Of f
401 1121 Df EN Of f - On － Frequency dif f erence checking enable -- Of f
402 1122 VTPHSEL A-B-C － VT phase selection -- A
403 1236 VT-RATE PH-G - PH-PH － VT rating -- PH-G
404 1237 3PH-VT Bus - Line － 3ph. VT location -- Line
405 1123 OC1-INIT NA - On - Block － Autoreclosing initiation by OC1 enable -- NA
406 1124 OC1-TP1 Of f - Inst - Set － OC1 trip mode of 1st trip -- Set
407 1125 OC1-TP2 Of f - Inst - Set － OC1 trip mode of 2nd trip -- Set
408 1126 OC1-TP3 Of f - Inst - Set － OC1 trip mode of 3rd trip -- Set
409 1127 OC1-TP4 Of f - Inst - Set － OC1 trip mode of 4th trip -- Set
410 1128 OC1-TP5 Of f - Inst - Set － OC1 trip mode of 5th trip -- Set
411 1129 OC1-TP6 Of f - Inst - Set － OC1 trip mode of 6th trip -- Set
412 1130 OC2-INIT NA - On - Block － Autoreclosing initiation by OC2 enable -- NA
413 1131 OC2-TP1 Of f - Inst - Set － OC2 trip mode of 1st trip -- Set
414 1132 OC2-TP2 Of f - Inst - Set － OC2 trip mode of 2nd trip -- Set
415 1133 OC2-TP3 Of f - Inst - Set － OC2 trip mode of 3rd trip -- Set
416 1134 OC2-TP4 Of f - Inst - Set － OC2 trip mode of 4th trip -- Set
417 1135 OC2-TP5 Of f - Inst - Set － OC2 trip mode of 5th trip -- Set
418 1136 OC2-TP6 Of f - Inst - Set － OC2 trip mode of 6th trip -- Set
419 1137 OC3-INIT NA - On - Block － Autoreclosing initiation by OC3 enable -- NA
420 1138 OC3-TP1 Of f - Inst - Set － OC3 trip mode of 1st trip -- Set
421 1139 OC3-TP2 Of f - Inst - Set － OC3 trip mode of 2nd trip -- Set
422 1140 OC3-TP3 Of f - Inst - Set － OC3 trip mode of 3rd trip -- Set
423 1141 OC3-TP4 Of f - Inst - Set － OC3 trip mode of 4th trip -- Set
424 1142 OC3-TP5 Of f - Inst - Set － OC3 trip mode of 5th trip -- Set
425 1143 OC3-TP6 Of f - Inst - Set － OC3 trip mode of 6th trip -- Set
426 1144 OC4-INIT NA - On - Block － Autoreclosing initiation by OC4 enable -- NA
427 1145 OC4-TP1 Of f - Inst - Set － OC4 trip mode of 1st trip -- Set
428 1146 OC4-TP2 Of f - Inst - Set － OC4 trip mode of 2nd trip -- Set
429 1147 OC4-TP3 Of f - Inst - Set － OC4 trip mode of 3rd trip -- Set
430 1148 OC4-TP4 Of f - Inst - Set － OC4 trip mode of 4th trip -- Set
431 1149 OC4-TP5 Of f - Inst - Set － OC4 trip mode of 5th trip -- Set
432 1150 OC4-TP6 Of f - Inst - Set － OC4 trip mode of 6th trip -- Set
433 1238 COORD-OC Of f - On － OC relay f or Co-ordination Enable -- Of f
434 1151 EF1-INIT NA - On - Block － Autoreclosing initiation by EF1 enable NA
435 1152 EF1-TP1 Of f - Inst - Set － EF1 trip mode of 1st trip Set
436 1153 EF1-TP2 Of f - Inst - Set － EF1 trip mode of 2nd trip Set
437 1154 EF1-TP3 Of f - Inst - Set － EF1 trip mode of 3rd trip Set
438 1155 EF1-TP4 Of f - Inst - Set － EF1 trip mode of 4th trip Set
439 1156 EF1-TP5 Of f - Inst - Set － EF1 trip mode of 5th trip Set
440 1157 EF1-TP6 Of f - Inst - Set － EF1 trip mode of 6th trip Set
441 1158 EF2-INIT NA - On - Block － Autoreclosing initiation by EF2 enable NA
442 1159 EF2-TP1 Of f - Inst - Set － EF2 trip mode of 1st trip Set
443 1160 EF2-TP2 Of f - Inst - Set － EF2 trip mode of 2nd trip Set
444 1161 EF2-TP3 Of f - Inst - Set － EF2 trip mode of 3rd trip Set
445 1162 EF2-TP4 Of f - Inst - Set － EF2 trip mode of 4th trip Set
446 1163 EF2-TP5 Of f - Inst - Set － EF2 trip mode of 5th trip Set
447 1164 EF2-TP6 Of f - Inst - Set － EF2 trip mode of 6th trip Set
448 1165 EF3-INIT NA - On - Block － Autoreclosing initiation by EF3 enable NA
449 1166 EF3-TP1 Of f - Inst - Set － EF3 trip mode of 1st trip Set
450 1167 EF3-TP2 Of f - Inst - Set － EF3 trip mode of 2nd trip Set

 321 
 6 F 2 S 0 8 9 7

Relay and Protection Scheme Setting Sheet

Def ault Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Of f set setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
451 1168 EF3-TP3 Of f - Inst - Set － EF3 trip mode of 3rd trip Set
452 1169 EF3-TP4 Of f - Inst - Set － EF3 trip mode of 4th trip Set
453 1170 EF3-TP5 Of f - Inst - Set － EF3 trip mode of 5th trip Set
454 1171 EF3-TP6 Of f - Inst - Set － EF3 trip mode of 6th trip Set
455 1172 EF4-INIT NA - On - Block － Autoreclosing initiation by EF4 enable NA
456 1173 EF4-TP1 Of f - Inst - Set － EF4 trip mode of 1st trip Set
457 1174 EF4-TP2 Of f - Inst - Set － EF4 trip mode of 2nd trip Set
458 1175 EF4-TP3 Of f - Inst - Set － EF4 trip mode of 3rd trip Set
459 1176 EF4-TP4 Of f - Inst - Set － EF4 trip mode of 4th trip Set
460 1177 EF4-TP5 Of f - Inst - Set － EF4 trip mode of 5th trip Set
461 1178 EF4-TP6 Of f - Inst - Set － EF4 trip mode of 6th trip Set
462 1239 COORD-EF Of f - On － EF relay f or Co-ordination Enable Of f
463 1179 SE1-INIT NA - On - Block － Autoreclosing initiation by SEF1 enable NA -- NA
464 1180 SE1-TP1 Of f - Inst - Set － SEF1 trip mode of 1st trip Set -- Set
465 1181 SE1-TP2 Of f - Inst - Set － SEF1 trip mode of 2nd trip Set -- Set
466 1182 SE1-TP3 Of f - Inst - Set － SEF1 trip mode of 3rd trip Set -- Set
467 1183 SE1-TP4 Of f - Inst - Set － SEF1 trip mode of 4th trip Set -- Set
468 1184 SE1-TP5 Of f - Inst - Set － SEF1 trip mode of 5th trip Set -- Set
469 1185 SE1-TP6 Of f - Inst - Set － SEF1 trip mode of 6th trip Set -- Set
470 1186 SE2-INIT NA - On - Block － Autoreclosing initiation by SEF2 enable NA -- NA
471 1187 SE2-TP1 Of f - Inst - Set － SEF2 trip mode of 1st trip Set -- Set
472 1188 SE2-TP2 Of f - Inst - Set － SEF2 trip mode of 2nd trip Set -- Set
473 1189 SE2-TP3 Of f - Inst - Set － SEF2 trip mode of 3rd trip Set -- Set
474 1190 SE2-TP4 Of f - Inst - Set － SEF2 trip mode of 4th trip Set -- Set
475 1191 SE2-TP5 Of f - Inst - Set － SEF2 trip mode of 5th trip Set -- Set
476 1192 SE2-TP6 Of f - Inst - Set － SEF2 trip mode of 6th trip Set -- Set
477 1193 SE3-INIT NA - On - Block － Autoreclosing initiation by SEF3 enable NA -- NA
478 1194 SE3-TP1 Of f - Inst - Set － SEF3 trip mode of 1st trip Set -- Set
479 1195 SE3-TP2 Of f - Inst - Set － SEF3 trip mode of 2nd trip Set -- Set
480 1196 SE3-TP3 Of f - Inst - Set － SEF3 trip mode of 3rd trip Set -- Set
481 1197 SE3-TP4 Of f - Inst - Set － SEF3 trip mode of 4th trip Set -- Set
482 1198 SE3-TP5 Of f - Inst - Set － SEF3 trip mode of 5th trip Set -- Set
483 1199 SE3-TP6 Of f - Inst - Set － SEF3 trip mode of 6th trip Set -- Set
484 1200 SE4-INIT NA - On - Block － Autoreclosing initiation by SEF4 enable NA -- NA
485 1201 SE4-TP1 Of f - Inst - Set － SEF4 trip mode of 1st trip Set -- Set
486 1202 SE4-TP2 Of f - Inst - Set － SEF4 trip mode of 2nd trip Set -- Set
487 1203 SE4-TP3 Of f - Inst - Set － SEF4 trip mode of 3rd trip Set -- Set
488 1204 SE4-TP4 Of f - Inst - Set － SEF4 trip mode of 4th trip Set -- Set
489 1205 SE4-TP5 Of f - Inst - Set － SEF4 trip mode of 5th trip Set -- Set
490 1206 SE4-TP6 Of f - Inst - Set － SEF4 trip mode of 6th trip Set -- Set
491 1240 COORD-SE Of f - On － SEF relay f or Co-ordination Enable Of f -- Of f
492 1207 EXT-INIT NA - On - Block － Autoreclosing initiation by External Trip Command enable NA
493 12036 ARC TRDY 0.0 - 600.0 s Reclaim timer 60.0
494 12037 TD1 0.01 - 300.00 s 1st shot Dead timer of Stage1 10.00
495 12038 TR1 0.01 - 310.00 s 1st shot Reset timer of Stage1 310.00
496 12039 TD2 0.01 - 300.00 s 2nd shot Dead timer of Stage1 10.00
497 12040 TR2 0.01 - 310.00 s 2nd shot Reset timer of Stage1 310.00
498 12041 TD3 0.01 - 300.00 s 3rd shot Dead timer of Stage1 10.00
499 12042 TR3 0.01 - 310.00 s 3rd shot Reset timer of Stage1 310.00
500 12043 TD4 0.01 - 300.00 s 4th shot Dead timer of Stage1 10.00
501 12044 TR4 0.01 - 310.00 s 4th shot Reset timer of Stage1 310.00
502 12045 TD5 0.01 - 300.00 s 5th shot Dead timer of Stage1 10.00
503 12046 TR5 0.01 - 310.00 s 5th shot Reset timer of Stage1 310.00
504 12047 TW 0.01 - 10.00 s Out put pulse timer 2.00
505 12048 TSUC 0.0 - 600.0 s Autoreclosing Pause Time af ter manually close 3.0
506 12049 TRCOV 0.1 - 600.0 s Autoreclosing Recovery time af ter Final Trip 10.0
507 12050 TARCP 0.1 - 600.0 s Autoreclosing Pause Time af ter manually close 10.0
508 12051 TRSET 0.01 - 300.00 s ARC reset time in CB closing mode. 3.00
509 3161 OVB 10 - 150 V OV element of bus-voltage check -- 51
510 3162 UVB 10 - 150 V UV element of bus-voltage check -- 13
511 3163 OVL 10 - 150 V OV element of line-voltage check -- 51
512 3164 UVL 10 - 150 V UV element of line-voltage check -- 13
513 3165 SYNUV 10 - 150 V UV element of Synchro. check -- 83
514 3166 SYNOV 10 - 150 V OV element of Synchro. check -- 51
515 3167 SYNDV 0 - 150 V Voltage dif f erence f or SYN -- 150
516 3168 SYNθ 5 - 75 deg Synchro. check (ph. dif f .) -- 30
517 3169 SYNDf 0.01 - 2.00 Hz Frequency dif f erence checking f or SYN -- 1.00
518 12052 TSYN 0.01 - 10.00 s Synchronism check timer (Live-bus & Live-line) -- 1.00
519 12053 TLBDL 0.01 - 10.00 s Voltage check timer (Live-bus & Dead-line) -- 0.05
520 12054 TDBLL 0.01 - 10.00 s Voltage check timer (Dead-bus & Live-line) -- 0.05
521 12055 TDBDL 0.01 - 10.00 s Voltage check timer (Dead-bus & Dead-line) -- 0.05
522 3129 OC-CO 0.1 - 250.0 0.02 - 50.00 A For Co-ordination -- 5.0 / 1.00
523 3130 EF-CO 0.1 - 250.0 0.02 - 50.00 A ditto 1.5 / 0.30
524 3131 SE-CO 0.01 - 1.00 0.002 - 0.200 A ditto 0.05 / 0.010 -- 0.05 / 0.010
525 22040 BI1 PUD 0.00 - 300.00 s Binary Input Pick-up delay 0.00
526 22041 DOD 0.00 - 300.00 s Binary Input Drop-of f delay 0.00

 322 
 6 F 2 S 0 8 9 7

Relay and Protection Scheme Setting Sheet

Def ault Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Of f set setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
527 22000 SNS Norm - Inv － Binary Input Sense Norm
528 22042 BI2 PUD 0.00 - 300.00 s Binary Input Pick-up delay 0.00
529 22043 DOD 0.00 - 300.00 s Binary Input Drop-of f delay 0.00
530 22001 SNS Norm - Inv － Binary Input Sense Norm
531 22044 BI3 PUD 0.00 - 300.00 s Binary Input Pick-up delay 0.00
532 22045 DOD 0.00 - 300.00 s Binary Input Drop-of f delay 0.00
533 22002 SNS Norm - Inv － Binary Input Sense Norm
534 22046 BI4 PUD 0.00 - 300.00 s Binary Input Pick-up delay 0.00
535 22047 DOD 0.00 - 300.00 s Binary Input Drop-of f delay 0.00
536 22003 SNS Norm - Inv － Binary Input Sense Norm
537 22048 BI5 PUD 0.00 - 300.00 s Binary Input Pick-up delay 0.00
538 22049 DOD 0.00 - 300.00 s Binary Input Drop-of f delay 0.00
539 22004 SNS Norm - Inv － Binary Input Sense Norm
540 22050 BI6 PUD 0.00 - 300.00 s Binary Input Pick-up delay 0.00 --
541 22051 DOD 0.00 - 300.00 s Binary Input Drop-of f delay 0.00 --
542 22005 SNS Norm - Inv － Binary Input Sense Norm --
543 22052 BI7 PUD 0.00 - 300.00 s Binary Input Pick-up delay 0.00 --
544 22053 DOD 0.00 - 300.00 s Binary Input Drop-of f delay 0.00 --
545 22006 SNS Norm - Inv － Binary Input Sense Norm --
546 22054 BI8 PUD 0.00 - 300.00 s Binary Input Pick-up delay 0.00 --
547 22055 DOD 0.00 - 300.00 s Binary Input Drop-of f delay 0.00 --
548 22007 SNS Norm - Inv － Binary Input Sense Norm --
549 23032 LED1 Logic OR - AND － LED1 Logic Gate Type OR
550 23033 Reset Inst - Latch － LED1 Reset operation Inst
551 23000 In #1 0 - 3071 － LED1 Functions 0
552 23001 In #2 0 - 3071 － ditto 0
553 23002 In #3 0 - 3071 － ditto 0
554 23003 In #4 0 - 3071 － ditto 0
555 23034 LED2 Logic OR - AND － LED2 Logic Gate Type OR
556 23035 Reset Inst - Latch － LED2 Reset operation Inst
557 23004 In #1 0 - 3071 － LED2 Functions 0
558 23005 In #2 0 - 3071 － ditto 0
559 23006 In #3 0 - 3071 － ditto 0
560 23007 In #4 0 - 3071 － ditto 0
561 23036 LED3 Logic OR - AND － LED3 Logic Gate Type OR
562 23037 Reset Inst - Latch － LED3 Reset operation Inst
563 23008 In #1 0 - 3071 － LED3 Functions 0
564 23009 In #2 0 - 3071 － ditto 0
565 23010 In #3 0 - 3071 － ditto 0
566 23011 In #4 0 - 3071 － ditto 0
567 23038 LED4 Logic OR - AND － LED4 Logic Gate Type OR
568 23039 Reset Inst - Latch － LED4 Reset operation Inst
569 23012 In #1 0 - 3071 － LED4 Functions 0
570 23013 In #2 0 - 3071 － ditto 0
571 23014 In #3 0 - 3071 － ditto 0
572 23015 In #4 0 - 3071 － ditto 0
573 23040 LED5 Logic OR - AND － LED5 Logic Gate Type OR
574 23041 Reset Inst - Latch － LED5 Reset operation Inst
575 23016 In #1 0 - 3071 － LED5 Functions 0
576 23017 In #2 0 - 3071 － ditto 0
577 23018 In #3 0 - 3071 － ditto 0
578 23019 In #4 0 - 3071 － ditto 0
579 23042 LED6 Logic OR - AND － LED6 Logic Gate Type OR
580 23043 Reset Inst - Latch － LED6 Reset operation Inst
581 23020 In #1 0 - 3071 － LED6 Functions 0
582 23021 In #2 0 - 3071 － ditto 0
583 23022 In #3 0 - 3071 － ditto 0
584 23023 In #4 0 - 3071 － ditto 0
585 23080 IND1 Reset Inst - Latch － Virtual LED1 Reset operation Inst
586 23048 BIT1 0 - 3071 － Virtual LED1 Functions 0
587 23049 BIT2 0 - 3071 － ditto 0
588 23050 BIT3 0 - 3071 － ditto 0
589 23051 BIT4 0 - 3071 － ditto 0
590 23052 BIT5 0 - 3071 － ditto 0
591 23053 BIT6 0 - 3071 － ditto 0
592 23054 BIT7 0 - 3071 － ditto 0
593 23055 BIT8 0 - 3071 － ditto 0
594 23081 IND2 Reset Inst - Latch － Virtual LED2 Reset operation Inst
595 23056 BIT1 0 - 3071 － Virtual LED2 Functions 0
596 23057 BIT2 0 - 3071 － ditto 0
597 23058 BIT3 0 - 3071 － ditto 0
598 23059 BIT4 0 - 3071 － ditto 0
599 23060 BIT5 0 - 3071 － ditto 0
600 23061 BIT6 0 - 3071 － ditto 0
601 23062 BIT7 0 - 3071 － ditto 0
602 23063 BIT8 0 - 3071 － ditto 0

 323 
 6 F 2 S 0 8 9 7

Relay and Protection Scheme Setting Sheet

Def ault Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Of f set setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
603 17000 Plant name Specif ied by user － Plant name no-name
604 17001 Description ditto － Memorandum f or user no-data
605 17162 Alarm1 Text Specif ied by user － Alarm1 Text ALARM1
606 17163 Alarm2 Text Specif ied by user － Alarm2 Text ALARM2
607 17164 Alarm3 Text Specif ied by user － Alarm3 Text ALARM3
608 17165 Alarm4 Text Specif ied by user － Alarm4 Text ALARM4
609 19001 IEC 0 - 254 － Station address f or IEC103 2
610 19024 SYADJ -9999 - 9999 ms Time sync. Compensation 0
611 19096 IP1-1 0 - 254 － CH1 IP address 192
612 19097 IP1-2 0 - 254 － 168
613 19098 IP1-3 0 - 254 － 19
614 19099 IP1-4 0 - 254 － 172
615 19100 SM1-1 0 - 255 － CH1 Subnet mask 255
616 19101 SM1-2 0 - 255 － 255
617 19102 SM1-3 0 - 255 － 255
618 19103 SM1-4 0 - 255 － 0
619 19104 GW1-1 0 - 254 － CH1 Gateway 192
620 19105 GW1-2 0 - 254 － 168
621 19106 GW1-3 0 - 254 － 19
622 19107 GW1-4 0 - 254 － 1
623 19084 IP2-1 0 - 254 － IP Address of CH#2 192
624 19085 IP2-2 0 - 254 － 168
625 19086 IP2-3 0 - 254 － 19
626 19087 IP2-4 0 - 254 － 173
627 19088 SM2-1 0 - 255 － Subnet Mask of CH#2 255
628 19089 SM2-2 0 - 255 － 255
629 19090 SM2-3 0 - 255 － 255
630 19091 SM2-4 0 - 255 － 0
631 19092 GW2-1 0 - 254 － Gateway Address of CH#2 192
632 19093 GW2-2 0 - 254 － 168
633 19094 GW2-3 0 - 254 － 19
634 19095 GW2-4 0 - 254 － 1
635 19108 SI1-1 0 - 254 － SNTP Server1 Address 0
636 19109 SI1-2 0 - 254 － 0
637 19110 SI1-3 0 - 254 － 0
638 19111 SI1-4 0 - 254 － 0
639 19112 SI2-1 0 - 254 － SNTP Server2 Address 0
640 19113 SI2-2 0 - 254 － 0
641 19114 SI2-3 0 - 254 － 0
642 19115 SI2-4 0 - 254 － 0
643 19116 SI3-1 0 - 254 － SNTP Server3 Address 0
644 19117 SI3-2 0 - 254 － 0
645 19118 SI3-3 0 - 254 － 0
646 19119 SI3-4 0 - 254 － 0
647 19120 SI4-1 0 - 254 － SNTP Server4 Address 0
648 19121 SI4-2 0 - 254 － 0
649 19122 SI4-3 0 - 254 － 0
650 19123 SI4-4 0 - 254 － 0
651 19124 SMODE 0-1 － 0
652 19042 DEADT 1 - 120 min TCP KeepAlive Time 120
653 19025 GOINT 1 - 60 s 60
654 19076 PG1-1 0 - 254 － Ping check addrs port#1 0
655 19077 PG1-2 0 - 254 － 0
656 19078 PG1-3 0 - 254 － 0
657 19079 PG1-4 0 - 254 － 0
658 19080 PG2-1 0 - 254 － Ping check addrs port#2 0
659 19081 PG2-2 0 - 254 － 0
660 19082 PG2-3 0 - 254 － 0
661 19083 PG2-4 0 - 254 － 0
662 19032 232C 9.6 - 19.2 - 57.6 － RS-232C baud rate 9.6
663 19034 IECBR 9.6 - 19.2 － IEC103 baud rate 19.2
664 19035 IECBLK Normal - Blocked － Monitor direction blocked Normal
665 19036 850BLK Normal - Blocked － IEC61850 Block Normal
666 19037 850AUT Of f - On － IEC61850 Authorize Of f
667 19038 TSTMOD Of f - On － IEC61850 Test mode Of f
668 19039 GSECHK Of f - On － GOOSE receive check Of f
669 19041 PINGCHK Of f - On － Ping check Of f
670 18036 FL Of f - On － FL f unction use or not Of f
671 18024 BITRN 0 - 128 － Number of bi-trigger (on/of f ) events 100
672 18000 Time 0.1 - 5.0 s Disturbance record 2.0
673 18001 OC 0.1 - 250.0 0.02 - 50.00 A Realy element f or disturbance record initiation -- 10.0 / 2.00
674 18002 EF 0.1 - 250.0 0.02 - 50.00 A ditto 3.0 / 0.60
675 18003 SEF 0.01 - 1.00 0.002 - 0.200 A ditto -- -- 1.00 / 0.200
676 18004 NOC 0.5 - 10.0 0.10 - 2.00 A ditto -- 2.0 / 0.40
677 18060 OV 10.0 - 200.0 V ditto -- 120.0
678 18061 UV 1.0 - 130.0 V ditto -- 60.0

 324 
 6 F 2 S 0 8 9 7

Relay and Protection Scheme Setting Sheet

Default Setting (5A rating / 1A rating)
№ Range
Model User
Setting Device Name Units Contents
(Offset setting
(No.) 5A rating 1A rating 110D 400D 420D
No.)
679 18062 ZOV 1.0 - 160.0 V ditto 20.0
680 18063 NOV 1.0 - 160.0 V ditto -- 20.0
681 18005 TRIP Off - On － Disturbance record trigger use or not On
682 18007 OC Off - On － ditto -- On
683 18008 EF Off - On － ditto On
684 18009 SEF Off - On － ditto On -- On
685 18010 NC Off - On － ditto -- On
686 18064 OV Off - On － ditto -- On
687 18065 UV Off - On － ditto -- On
688 18066 ZOV Off - On － ditto On
689 18067 NOV Off - On － ditto -- On
690 18043 TCSPEN Off - On - Opt-On － Trip Circuit Supervision Enable Off
691 18044 CBSMEN Off - On － CB condition super visor enable Off
692 18045 TCAEN Off - On － Trip CounterAlarm Enable Off
693 18046 ΣIyAEN Off - On － ΣI^y Alarm Enable -- Off
694 18047 OPTAEN Off - On － Operate Time Alarm Enable -- Off
695 18048 TCALM 1 - 10000 － Trip Count Alarm Threshold 10000
696 18049 ΣIyALM 10 - 10000 E6 ΣI^y Alarm -- 10000
697 18050 YVALUE 1.0 - 2.0 － Y value -- 2.0
698 18051 OPTALM 100 - 5000 ms Operate Time Alarm Threshold -- 1000
699 20000 Display Pri - Sec - Pri-A － Metering Pri
700 20001 Power Send - Receive － Metering Send
701 20002 Current Lag - Lead － Metering Lead
702 20008 Time sync Of - BI - IRI - IEC - SN － Time sync. Of
703 20009 GMT -12 - +12 hrs Time 0
704 20010 GMTm -59 - +59 min Time 0

 325 
 6 F 2 S 0 8 9 7

5. PLC default setting

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
1536 OC1_BLOCK
1537 OC2_BLOCK
1538 OC3_BLOCK
1539 OC4_BLOCK
1540
1541
1542
1543
1544 EF1_BLOCK
1545 EF2_BLOCK
1546 EF3_BLOCK
1547 EF4_BLOCK
1548 EF1_PERMIT
1549 EF2_PERMIT
1550 EF3_PERMIT
1551 EF4_PERMIT
1552 SEF1_BLOCK
1553 SEF2_BLOCK
1554 SEF3_BLOCK
1555 SEF4_BLOCK
1556
1557
1558
1559
1560 NOC1_BLOCK
1561 NOC2_BLOCK
1562
1563
1564
1565
1566
1567
1568 UC1_BLOCK
1569 UC2_BLOCK
1570 CBF_BLOCK
1571
1572 THM_BLOCK
1573 THMA_BLOCK
1574 BCD_BLOCK
1575
1576 DFRQ1_BLOCK
1577 DFRQ2_BLOCK
1578 DFRQ3_BLOCK
1579 DFRQ4_BLOCK
1580
1581
1582
1583
1584 OV1_BLOCK
1585 OV2_BLOCK
1586 OV3_BLOCK
1587 OV4_BLOCK
1588 UV1_BLOCK
1589 UV2_BLOCK
1590 UV3_BLOCK
1591 UV4_BLOCK
1592 ZOV1_BLOCK
1593 ZOV2_BLOCK
1594
1595
1596 NOV1_BLOCK
1597 NOV2_BLOCK
1598
1599
1600 FRQ1_BLOCK
1601 FRQ2_BLOCK
1602 FRQ3_BLOCK
1603 FRQ4_BLOCK
1604 ARC_BLOCK X [771]BI4_COMMAND X
1605 ARC_READY X [770]BI3_COMMAND X
1606 ARC_INIT
1607 MANUAL_CLOSE
1608 ARC_NO_ACT
1609
1610

 326 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
1611
1612
1613
1614
1615
1616 CTF_BLOCK
1617 VTF_BLOCK
1618
1619
1620 EXT_CTF
1621 EXT_VTF
1622
1623
1624
1625
1626
1627
1628 EXT_TRIP-A
1629 EXT_TRIP-B
1630 EXT_TRIP-C
1631 EXT_TRIP
1632 TC_FAIL
1633 CB_N/O_CONT X [769]BI2_COMMAND X
1634 CB_N/C_CONT X [1]CONSTANT_1 X
1635
1636
1637
1638
1639 IND.RESET X [768]BI1_COMMAND X
1640
1641
1642
1643
1644
1645
1646
1647
1648 ARC-S1_COND X [412]VCHK X
1649 ARC-S2_COND X [412]VCHK X
1650 ARC-S3_COND X [412]VCHK X
1651 ARC-S4_COND X [412]VCHK X
1652 ARC-S5_COND X [412]VCHK X
1653
1654
1655
1656
1657
1658
1659
1660 CBF_INIT-A
1661 CBF_INIT-B
1662 CBF_INIT-C
1663 CBF_INIT X [371]GEN.TRIP X
1664 TP_COUNT-A
1665 TP_COUNT-B
1666 TP_COUNT-C
1667 TP_COUNT X [371]GEN.TRIP X
1668
1669
1670
1671
1672 SGM_IY-A X [371]GEN.TRIP X
1673 SGM_IY-B X [371]GEN.TRIP X
1674 SGM_IY-C X [371]GEN.TRIP X
1675
1676 OT_ALARM-A X [371]GEN.TRIP X
1677 OT_ALARM-B X [371]GEN.TRIP X
1678 OT_ALARM-C X [371]GEN.TRIP X
1679
1680 FRQ_S1_TRIP X [356]FRQ1_TRIP + [360]DFRQ1_TRIP X
1681 FRQ_S2_TRIP X [357]FRQ2_TRIP + [361]DFRQ2_TRIP X
1682 FRQ_S3_TRIP X [358]FRQ3_TRIP + [362]DFRQ3_TRIP X
1683 FRQ_S4_TRIP X [359]FRQ4_TRIP + [363]DFRQ4_TRIP X
1684
1685

 327 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696 OC1_INST_TP
1697 OC2_INST_TP
1698 OC3_INST_TP
1699 OC4_INST_TP
1700 EF1_INST_TP
1701 EF2_INST_TP
1702 EF3_INST_TP
1703 EF4_INST_TP
1704 SEF1_INST_TP
1705 SEF2_INST_TP
1706 SEF3_INST_TP
1707 SEF4_INST_TP
1708 The application data type
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760

 328 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835

 329 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910

 330 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985

 331 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060

 332 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135

 333 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210

 334 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285

 335 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360

 336 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435

 337 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510

 338 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560 DISP.ALARM1
2561 DISP.ALARM2
2562 DISP.ALARM3
2563 DISP.ALARM4
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576 SYNC_CLOCK
2577
2578
2579
2580
2581
2582
2583
2584
2585

 339 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610 ALARM_LED_SET
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624 F.RECORD1
2625 F.RECORD2
2626 F.RECORD3
2627 F.RECORD4
2628
2629
2630
2631
2632 D.RECORD1
2633 D.RECORD2
2634 D.RECORD3
2635 D.RECORD4
2636
2637
2638
2639
2640 SET.GROUP1
2641 SET.GROUP2
2642 SET.GROUP3
2643 SET.GROUP4
2644 SET.GROUP5
2645 SET.GROUP6
2646 SET.GROUP7
2647 SET.GROUP8
2648
2649
2650
2651
2652
2653
2654
2655
2656 CON_TPMD1
2657 CON_TPMD2
2658 CON_TPMD3
2659 CON_TPMD4
2660 CON_TPMD5

 340 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2661 CON_TPMD6
2662 CON_TPMD7
2663 CON_TPMD8
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684 ARC_COM_RECV
2685
2686 PROT_COM_RECV
2687
2688 TPLED_RST_RCV
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735

 341 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810

 342 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2811
2812
2813
2814
2815
2816 TEMP001
2817 TEMP002
2818 TEMP003
2819 TEMP004
2820 TEMP005
2821 TEMP006
2822 TEMP007
2823 TEMP008
2824 TEMP009
2825 TEMP010
2826 TEMP011
2827 TEMP012
2828 TEMP013
2829 TEMP014
2830 TEMP015
2831 TEMP016
2832 TEMP017
2833 TEMP018
2834 TEMP019
2835 TEMP020
2836 TEMP021
2837 TEMP022
2838 TEMP023
2839 TEMP024
2840 TEMP025
2841 TEMP026
2842 TEMP027
2843 TEMP028
2844 TEMP029
2845 TEMP030
2846 TEMP031
2847 TEMP032
2848 TEMP033
2849 TEMP034
2850 TEMP035
2851 TEMP036
2852 TEMP037
2853 TEMP038
2854 TEMP039
2855 TEMP040
2856 TEMP041
2857 TEMP042
2858 TEMP043
2859 TEMP044
2860 TEMP045
2861 TEMP046
2862 TEMP047
2863 TEMP048
2864 TEMP049
2865 TEMP050
2866 TEMP051
2867 TEMP052
2868 TEMP053
2869 TEMP054
2870 TEMP055
2871 TEMP056
2872 TEMP057
2873 TEMP058
2874 TEMP059
2875 TEMP060
2876 TEMP061
2877 TEMP062
2878 TEMP063
2879 TEMP064
2880 TEMP065
2881 TEMP066
2882 TEMP067
2883 TEMP068
2884 TEMP069
2885 TEMP070

 343 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2886 TEMP071
2887 TEMP072
2888 TEMP073
2889 TEMP074
2890 TEMP075
2891 TEMP076
2892 TEMP077
2893 TEMP078
2894 TEMP079
2895 TEMP080
2896 TEMP081
2897 TEMP082
2898 TEMP083
2899 TEMP084
2900 TEMP085
2901 TEMP086
2902 TEMP087
2903 TEMP088
2904 TEMP089
2905 TEMP090
2906 TEMP091
2907 TEMP092
2908 TEMP093
2909 TEMP094
2910 TEMP095
2911 TEMP096
2912 TEMP097
2913 TEMP098
2914 TEMP099
2915 TEMP100
2916 TEMP101
2917 TEMP102
2918 TEMP103
2919 TEMP104
2920 TEMP105
2921 TEMP106
2922 TEMP107
2923 TEMP108
2924 TEMP109
2925 TEMP110
2926 TEMP111
2927 TEMP112
2928 TEMP113
2929 TEMP114
2930 TEMP115
2931 TEMP116
2932 TEMP117
2933 TEMP118
2934 TEMP119
2935 TEMP120
2936 TEMP121
2937 TEMP122
2938 TEMP123
2939 TEMP124
2940 TEMP125
2941 TEMP126
2942 TEMP127
2943 TEMP128
2944 TEMP129
2945 TEMP130
2946 TEMP131
2947 TEMP132
2948 TEMP133
2949 TEMP134
2950 TEMP135
2951 TEMP136
2952 TEMP137
2953 TEMP138
2954 TEMP139
2955 TEMP140
2956 TEMP141
2957 TEMP142
2958 TEMP143
2959 TEMP144
2960 TEMP145

 344 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
2961 TEMP146
2962 TEMP147
2963 TEMP148
2964 TEMP149
2965 TEMP150
2966 TEMP151
2967 TEMP152
2968 TEMP153
2969 TEMP154
2970 TEMP155
2971 TEMP156
2972 TEMP157
2973 TEMP158
2974 TEMP159
2975 TEMP160
2976 TEMP161
2977 TEMP162
2978 TEMP163
2979 TEMP164
2980 TEMP165
2981 TEMP166
2982 TEMP167
2983 TEMP168
2984 TEMP169
2985 TEMP170
2986 TEMP171
2987 TEMP172
2988 TEMP173
2989 TEMP174
2990 TEMP175
2991 TEMP176
2992 TEMP177
2993 TEMP178
2994 TEMP179
2995 TEMP180
2996 TEMP181
2997 TEMP182
2998 TEMP183
2999 TEMP184
3000 TEMP185
3001 TEMP186
3002 TEMP187
3003 TEMP188
3004 TEMP189
3005 TEMP190
3006 TEMP191
3007 TEMP192
3008 TEMP193
3009 TEMP194
3010 TEMP195
3011 TEMP196
3012 TEMP197
3013 TEMP198
3014 TEMP199
3015 TEMP200
3016 TEMP201
3017 TEMP202
3018 TEMP203
3019 TEMP204
3020 TEMP205
3021 TEMP206
3022 TEMP207
3023 TEMP208
3024 TEMP209
3025 TEMP210
3026 TEMP211
3027 TEMP212
3028 TEMP213
3029 TEMP214
3030 TEMP215
3031 TEMP216
3032 TEMP217
3033 TEMP218
3034 TEMP219
3035 TEMP220

 345 
 6 F 2 S 0 8 9 7

Output Timing Logic expression Delay Time / Flip Flop

Cycle Flip Flop Timer
№ Signal Turn -- Back Release Off On One None
30 90 User Norm Time Value
Up Signal Delay Delay Shot
3036 TEMP221
3037 TEMP222
3038 TEMP223
3039 TEMP224
3040 TEMP225
3041 TEMP226
3042 TEMP227
3043 TEMP228
3044 TEMP229
3045 TEMP230
3046 TEMP231
3047 TEMP232
3048 TEMP233
3049 TEMP234
3050 TEMP235
3051 TEMP236
3052 TEMP237
3053 TEMP238
3054 TEMP239
3055 TEMP240
3056 TEMP241
3057 TEMP242
3058 TEMP243
3059 TEMP244
3060 TEMP245
3061 TEMP246
3062 TEMP247
3063 TEMP248
3064 TEMP249
3065 TEMP250
3066 TEMP251
3067 TEMP252
3068 TEMP253
3069 TEMP254
3070 TEMP255
3071 TEMP256

 346 
 6 F 2 S 0 8 9 7

6. Disturbance record setting

Default setting User Setting
Name Range Unit Signal Model Model
No. Signal Name 110D 400D 420D
SIG1 0 - 3071 － 101 OC1-A -- x
SIG2 0 - 3071 － 102 OC1-B -- x
SIG3 0 - 3071 － 103 OC1-C -- x
SIG4 0 - 3071 － 261 OC1 TRIP -- x
SIG5 0 - 3071 － 131 EF1 x x
SIG6 0 - 3071 － 281 EF1 TRIP x x
SIG7 0 - 3071 － 141 SEF1 x -- x
SIG8 0 - 3071 － 291 SEF1-S1 TRIP x -- x
SIG9 0 - 3071 － 201 UV1-A -- x
SIG10 0 - 3071 － 202 UV1-B -- x
SIG11 0 - 3071 － 203 UV1-C -- x
SIG12 0 - 3071 － 341 UV1 TRIP -- x
SIG13 0 - 3071 － 211 ZOV1 x x
SIG14 0 - 3071 － 351 ZOV1 TRIP x x
SIG15 0 - 3071 － 0 NA --
SIG16 0 - 3071 － 371 GEN.TRIP x --
SIG17 0 - 3071 － 401 ARC READY T x --
SIG18 0 - 3071 － 1604 ARC BLOCK x --
SIG19 0 - 3071 － 403 ARC SHOT x --
SIG20 0 - 3071 － 0 NA --
SIG21 0 - 3071 － 0 NA --
SIG22 0 - 3071 － 0 NA --
SIG23 0 - 3071 － 0 NA --
SIG24 0 - 3071 － 0 NA --
SIG25 0 - 3071 － 0 NA --
SIG26 0 - 3071 － 0 NA --
SIG27 0 - 3071 － 0 NA --
SIG28 0 - 3071 － 0 NA --
SIG29 0 - 3071 － 0 NA --
SIG30 0 - 3071 － 0 NA --
SIG31 0 - 3071 － 0 NA --

 347 
 6 F 2 S 0 8 9 7

 348 
 6 F 2 S 0 8 9 7

Appendix I
Commissioning Test Sheet (sample)
1. Relay identification
2. Preliminary check
3. Hardware check
4. Function test
5. Protection scheme test
6. Metering and recording check
7. Conjunctive test

 349 
 6 F 2 S 0 8 9 7

1. Relay identification

Type Serial number

Model System frequency
Station Date
Circuit Engineer
Protection scheme Witness
Active settings group number

2. Preliminary check

Ratings
CT shorting contacts
DC power supply
Power up
Wiring
Relay inoperative
alarm contact
Calendar and clock

3. Hardware check
3.1 User interface check

3.2 Binary input/binary output circuit check

Binary input circuit

Binary output circuit

3.3 AC input circuit

 350 
 6 F 2 S 0 8 9 7

4. Function test
4.1 Overcurrent elements test
(1) Operating value test

Element Current setting Measured current Element Current setting Measured current
OC1-A UC1-A
OC2-A UC2-A
OC3-A THM-A
OC4-A THM-T
EF1 NOC1
EF2 NOC2
EF3 CBF-A
EF4
SEF1
SEF2
SEF3
SEF4

(2) Operating time test (IDMT)

Element Curve setting Multiplier setting Changed current Measured time

OC1-A  Current setting
 Current setting
 Current setting
EF1  Current setting
 Current setting
 Current setting
SEF1  Current setting
 Current setting
 Current setting

(3) Directional operate characteristic test

Element Current setting Measured current Element Current setting Measured current
OC1-A SEF1
OC2-A SEF2
OC3-A SEF3
OC4-A SEF4
EF1 NOC1
EF2 NOC2
EF3
EF4

 351 
 6 F 2 S 0 8 9 7

4.2 Overvoltage and undervoltage elements test

(1) Operating value test

Element Voltage Measured Element Voltage Measured

setting voltage setting voltage
OV1 ZOV1
OV2 ZOV2
OV3 NOV1
OV4 NOV2
UV1
UV2
UV3
UV4

(2) Operating time test (IDMT)

Element Voltage setting Multiplier setting Changed voltage Measured time

OV1  Voltage setting
 Voltage setting
 Voltage setting
UV1  Voltage setting
 Voltage setting
 Voltage setting
ZOV1  Voltage setting
 Voltage setting
 Voltage setting
NOV1  Voltage setting
 Voltage setting
 Voltage setting

4.3 BCD element check

4.4 Cold load function check

4.5 Frequency elements test

Element Frequency setting Measured frequency

FRQ1
FRQ2
FRQ3
FRQ4

 352 
 6 F 2 S 0 8 9 7

5. Protection scheme test

6. Metering and recording check

7. Conjunctive test

Scheme Results
On load check
Tripping circuit
Reclosing circuit

 353 
 6 F 2 S 0 8 9 7

 354 
 6 F 2 S 0 8 9 7

Appendix J
Return Repair Form

 355 
 6 F 2 S 0 8 9 7

RETURN / REPAIR FORM

Please fill in this form and return it to Toshiba Corporation with the GRD140 to be repaired.

Type: GRD140 Model:

(Example: Type: GRD140 Model: 400D )

Product No.:
Serial No.:
Date:

1. Reason for returning the relay

 mal-function
 does not operate
 increased error
 investigation
 others

2. Fault records, event records or disturbance records stored in the relay and relay settings are
very helpful information to investigate the incident.
Please provide relevant information regarding the incident on floppy disk, or fill in the
attached fault record sheet and relay setting sheet.

 356 
 6 F 2 S 0 8 9 7

Fault Record
Date/Month/Year Time / /
/ : : .
(Example: 04/ Jul./ 2002 15:09:58.442)
Faulty phase:
Prefault values
Ia: A Va : V
Ib : A Vb : V
Ic: A Vc : V
Ie: A Ves: V
Ise: A Vab: V
I1 : A Vbc: V
I2 : A Vca: V
I2 / I1 : V0: V
V1: V
V2: V
f: Hz

Fault values
Ia: A Va : V
Ib : A Vb : V
Ic: A Vc : V
Ie: A Ves: V
Ise: A Vab: V
I1 : A Vbc: V
I2 : A Vca: V
I2 / I1 : V0: V
THM: % V1: V
V2: V
f: Hz

 357 
 6 F 2 S 0 8 9 7

3. What was the message on the LCD display at the time of the incident?

4. Describe the details of the incident:

5. Date incident occurred

Day/Month/Year: / / /
(Example: 10/July/2002)

6. Give any comments about the GRD140, including the documents:

Customer

Name:
Company Name:
Address:

Telephone No.:
Facsimile No.:
Signature:

 358 
 6 F 2 S 0 8 9 7

Appendix K
Technical Data

 359 
 6 F 2 S 0 8 9 7

TECHNICAL DATA
Ratings
AC current In: 1A or 5A
AC voltage Vn: 100V to 120 V
Frequency: 50Hz or 60Hz
DC auxiliary supply: 110/125Vdc (Operative range: 88 - 150Vdc)
220/250Vdc (Operative range: 176 - 300Vdc)
48/54/60Vdc (Operative range: 38.4 - 72Vdc)
24/30Vdc (Operative range: 19.2 - 36Vdc)
Superimposed AC ripple on DC supply: maximum 12%
DC supply interruption: maximum 50ms at 110V
Binary input circuit DC voltage: 110/125Vdc (Operative range: 88 - 150Vdc)
220/250Vdc (Operative range: 176 - 300Vdc)
48/54/60Vdc (Operative range: 38.4 - 72Vdc)
24/30Vdc (Operative range: 19.2 - 36Vdc)
Overload Ratings
AC current inputs: 4 times rated current continuous
100 times rated current for 1 second
AC voltage inputs: 2 times rated voltage continuous
Burden
AC phase current inputs:  0.1VA (1A rating)
 0.2VA (5A rating)
AC earth current inputs:  0.3VA (1A rating)
 0.4VA (5A rating)
AC sensitive earth inputs:  0.3VA (1A rating)
 0.4VA (5A rating)
AC voltage inputs:  0.1VA (at rated voltage)
DC power supply:  10W (quiescent)
 15W (maximum)
Binary input circuit:  0.5W per input at 110Vdc
Current Transformer Requirements
Phase Inputs Typically 5P20 with rated burden according to load.
Standard Earth Inputs: Core balance CT or residual connection of phase CTs.
Sensitive Earth Inputs: Core balance CT.
Directional Phase Overcurrent Protection
P/F 1st Overcurrent threshold: OFF, 0.02 – 5.00A in 0.01A steps (1A rating)
OFF, 0.1 – 25.0A in 0.1A steps (5A rating)
Delay type: DTL, IDMTL(complied with IEC 6055-151): IEC NI, IEC VI, IEC
EI, UK LTI, IEEE MI, IEEE VI, IEEE EI, US CO8 I, US CO2 STI
IDMTL Time Multiplier Setting TMS: 0.010 – 1.500 in 0.001 steps
DTL delay: 0.00 – 300.00s in 0.01s steps
Reset Type: Definite Time or Dependent Time(complied with IEC 6055-151)
Reset Definite Delay: 0.0 – 300.0s in 0.1s steps
Reset Time Multiplier Setting RTMS: 0.010 – 1.500 in 0.001 steps
P/F 2nd Overcurrent threshold: OFF, 0.02 – 5.00A in 0.01A steps (1A rating)
OFF, 0.1 – 25.0A in 0.1A steps (5A rating)
P/F 3rd, 4th Overcurrent thresholds: OFF, 0.02 – 50.00A in 0.01A steps (1A rating)
OFF, 0.1 – 250.0A in 0.1A steps (5A rating)
DTL delay: 0.00 – 300.00s in 0.01s steps
P/F Characteristic Angle: 95 to +95 in 1 steps

 360 
 6 F 2 S 0 8 9 7

Directional Earth Fault Protection

E/F 1st Overcurrent threshold: OFF, 0.02 – 5.00A in 0.01A steps (1A rating)
OFF, 0.1 – 25.0A in 0.1A steps (5A rating)
Delay type: DTL, IDMTL(complied with IEC 6055-151): IEC NI, IEC VI, IEC
EI, UK LTI, IEEE MI, IEEE VI, IEEE EI, US CO8 I, US CO2 STI
IDMTL Time Multiplier Setting TMS: 0.010 – 1.500 in 0.001 steps
DTL delay: 0.00 – 300.00s in 0.01s steps
Reset Type: Definite Time or Dependent Time(complied with IEC 6055-151)
Reset Definite Delay: 0.0 – 300.0s in 0.1s steps
Reset Time Multiplier Setting RTMS: 0.010 – 1.500 in 0.001 steps
E/F 2nd threshold: OFF, 0.02 – 5.00A in 0.01A steps (1A rating)
OFF, 0.1 – 25.0A in 0.1A steps (5A rating)
E/F 3rd, 4th thresholds: OFF, 0.02 – 50.00A in 0.01A steps (1A rating)
OFF, 0.1 – 250.0A in 0.1A steps (5A rating)
DTL delay: 0.00 – 300.00s in 0.01s steps
E/F Characteristic angle: 95 to +95 in 1 steps
E/F directional voltage threshold: 0.5 – 100.0V in 0.1V steps
Directional Sensitive Earth Fault Protection
SEF 1st Overcurrent threshold: OFF, 0.002 – 0.200A in 0.001A steps (1A rating)
OFF, 0.01 – 1.00A in 0.01A steps (5A rating)
Delay Type: DTL, IDMTL(complied with IEC 6055-151): IEC NI, IEC VI, IEC
EI, UK LTI, IEEE MI, IEEE VI, IEEE EI, US CO8 I, US CO2 STI
IDMTL Time Multiplier Setting TMS: 0.010 – 1.500 in 0.001 steps
DTL delay: 0.00 – 300.00s in 0.01s steps
Reset Type: Definite Time or Dependent Time(complied with IEC 6055-151)
Reset Definite Delay: 0.0 – 300.0s in 0.1s steps
Reset Time Multiplier Setting RTMS: 0.010 – 1.500 in 0.001 steps
DTL delay (back-up timer): 0.00 – 300.00s in 0.01s steps
SEF 2nd, 3rd, 4th threshold: OFF, 0.002 – 0.200A in 0.001A steps (1A rating)
OFF, 0.01 – 1.00A in 0.01A steps (5A rating)
DTL delay: 0.00 – 300.00s in 0.01s steps
SEF Characteristic angle: 95 to +95 in 1 steps
SEF Boundary of operation: 87.5, 90
SEF directional voltage threshold: 0.5 – 100.0V in 0.1V steps
Residual power threshold: OFF, 0.00 – 20.00W in 0.01W steps (1A primary)
OFF, 0.0 – 100.0W in 0.1W steps (5A primary)
Phase Undercurrent Protection
Undercurrent 1st, 2nd threshold: OFF, 0.10 – 2.00A in 0.01A steps (1A rating)
OFF, 0.5 – 10.0A in 0.1A steps (5A rating)
DTL Delay: 0.00 – 300.00s in 0.01s steps
Thermal Overload Protection
I = k.IFLC (Thermal setting): OFF, 0.40 – 2.00A in 0.01A steps (1A rating)
OFF, 2.0 – 10.0A in 0.1A steps (5A rating)
Previous load current (IP) 0.00 – 1.00A in 0.01A steps (1A rating)
0.0 – 5.0A in 0.1A steps (5A rating)
Time constant (): 0.5 – 500.0mins in 0.1min steps
Thermal alarm: OFF, 50% to 99% in 1% steps

 361 
 6 F 2 S 0 8 9 7

Directional Negative Phase Sequence Overcurrent Protection (NOC)

NOC 1st, 2nd threshold: OFF, 0.10 – 2.00A in 0.01A steps (1A rating)
OFF, 0.5 – 10.0A in 0.1A steps (5A rating)
Delay type: DTL, IDMTL(complied with IEC 6055-151): IEC NI, IEC VI, IEC
EI, UK LTI, IEEE MI, IEEE VI, IEEE EI, US CO8 I, US CO2 STI
IDMTL Time Multiplier Setting TMS: 0.010 – 1.500 in 0.001 steps
DTL delay: 0.00 – 300.00s in 0.01s steps
Reset Type: Definite Time or Dependent Time(complied with IEC 6055-151)
Reset Definite Delay: 0.0 – 300.0s in 0.1s steps
Reset Time Multiplier Setting RTMS: 0.010 – 1.500 in 0.001 steps
NOC Characteristic angle: 95 to +95 in 1 steps
NOC Directional voltage threshold 0.5 – 25.0V in 0.1V steps
Overvoltage Protection
1st, 2nd Overvoltage thresholds: OFF, 10.0 – 200.0V in 0.1V steps
st
Delay type (1 threshold only): DTL, IDMTL(complied with IEC 6055-127)
IDMTL Time Multiplier Setting TMS: 0.05 – 100.00 in 0.01 steps
DTL delay: 0.00 – 300.00s in 0.01s steps
DO/PU ratio 10 – 98% in 1% steps
Reset Delay (1st threshold only): 0.0 – 300.0s in 0.1s steps
Undervoltage Protection
1st, 2nd Undervoltage thresholds: OFF, 5.0 – 130.0V in 0.1V steps
st
Delay type (1 threshold only): DTL, IDMTL(complied with IEC 6055-127)
IDMTL Time Multiplier Setting TMS: 0.05 – 100.00 in 0.01 steps
DTL delay: 0.00 – 300.00s in 0.01s steps
Reset Delay (1st threshold only): 0.0 – 300.0s in 0.1s steps
Undervoltage Block 5.0 – 20.0Vin 0.1V steps
Zero Phase Sequence Overvoltage Protection (ZOV)
1st, 2nd ZOV Overvoltage thresholds: OFF, 1.0 – 130.0V in 0.1V steps
st
Delay type (1 threshold only): DTL, IDMTL(complied with IEC 6055-127)
IDMTL Time Multiplier Setting TMS: 0.05 – 100.00 in 0.01 steps
DTL delay: 0.00 – 300.00s in 0.01s steps
Reset Delay (1st threshold only): 0.0 – 300.0s in 0.1s steps
Negative Phase Sequence Overvoltage Protection (NOV)
1st, 2nd NOV Overvoltage thresholds: OFF, 1.0 – 130.0V in 0.1V steps
st
Delay type (1 threshold only): DTL, IDMTL(complied with IEC 6055-127)
IDMTL Time Multiplier Setting TMS: 0.05 – 100.00 in 0.01 steps
DTL delay: 0.00 – 300.00s in 0.01s steps
Reset Delay (1st threshold only): 0.0 – 300.0s in 0.1s steps
Under/Over Frequency Protection
1st - 4th under/overfrequency threshold (Fnom  10.00Hz) – (Fnom  10.00Hz) in 0.01Hz steps
Fnom: nominal frequency
DTL delay: 0.00 – 300.00s in 0.01s steps
Frequency UV Block 40.0 – 100.0V in 0.1V steps
Broken Conductor Protection
Broken conductor threshold (I2/I1): OFF, 0.10 – 1.00 in 0.01 steps
DTL delay: 0.00 – 300.00s in 0.01s steps

 362 
 6 F 2 S 0 8 9 7

CBF Protection
CBF threshold: OFF, 0.10 – 2.00A in 0.01A steps (1A rating)
OFF, 0.5 – 10.0A in 0.1A steps (5A rating)
CBF stage 1 (Backup trip) DTL: 0.00 – 300.00s in 0.01s steps
CBF stage 2 (Re-trip) DTL: 0.00 – 300.00s in 0.01s steps
Autoreclose
ARC Reclaim Time 0.0– 600.0s in 0.1s steps
Close Pulse Width 0.01 – 10.00s in 0.01s steps
Lock-out Recovery Time OFF, 0.1 – 600.0s in 0.1s steps
Sequences 1 – 5 Shots to Lock-out, each trip programmable for inst or
Delayed operation
Dead Times(programmable for each shot) 0.01 – 300.00s in 0.01s steps
Voltage and Synchronizm Check
Synchronism check angle (θS) 5 to 75 in 1 steps
UV element (SYUV) 10 to 150V in 1V steps
OV element (SYOV) 10 to 150V in 1V steps
Voltage difference check (ΔV) 0 to 150V in 1V steps
Busbar or line dead check (VB) 10 to 150V in 1V steps
Busbar or line live check (VL) 10 to 150V in 1V steps
Frequency difference check (Δf) 0.01 to 2.00Hz in 0.01 steps
Synchronism check time (TSYN) 0.01 to 10.00s in 0.01s steps
Voltage check time 0.01 to 10.00s in 0.01s steps
Accuracy
Overcurrent Pick-ups: 100% of setting  2%
Overcurrent PU/DO ratio: 100%
Undercurrent Pick-up: 100% of setting  2%
Undercurrent PU/DO ratio: 100%
Overvoltage Pick-ups: 100% of setting  2%
Undervoltage Pick-ups: 100% of setting  2%
Inverse Time Delays:  5% or 30ms (1.5 to 30 times setting)
Definite Time Delays:  1% or 10ms
Transient Overreach for instantaneous elements: <5% for X/R = 100
Frequency variation:  2%: OC, EF operating value (5Hz variation of rated
frequency.)
Front Communication port - local PC (RS232)
Connection: Point to point
Cable type: Multi-core (straight)
Cable length: 15m (max.)
Connector: RS232C 9-way D-type female

 363 
 6 F 2 S 0 8 9 7

Rear Communication port - remote PC

RS485 I/F for IEC60870-5-103:
Connection Multidrop (max. 32 relays)
Cable type Twisted pair cable with shield
Cable length 1200m (max.)
Connection Screw terminals
Isolation 1kVac for 1 min.
Transmission rate 9.6, 19.2kbps
Fibre optic I/F for IEC60870-5-103:
Cable type Graded-index multi-mode 50/125 or 62.5/125μm fibre
Connector ST
Transmission rate 9.6, 19.2kbps
Ethernet LAN I/F for IEC61850 or RSM100: 100BASE-TX: RJ-45 connector
100BASE-FX: SC connector

 364 
 6 F 2 S 0 8 9 7

Time synchronization port (IRIG-B port)

IRIG Time Code IRIG-B122
Input impedance 4k-ohm
Input voltage range 4Vp-p to 10Vp-p
Connector type Screw terminal
Cable type 50 ohm coaxial cable
Binary Inputs
Operating voltage Typical 74Vdc(min. 70Vdc) for 110V/125Vdc rating
Typical 138Vdc(min. 125Vdc) for 220V/250Vdc rating
Typical 31Vdc(min. 28Vdc) for 48V/54V/60Vdc rating
Typical 15Vdc(min. 13Vdc) for 24/30Vdc rating
Response time: Less than 8ms
Binary Outputs
GRD140-110D, Auxiliary relay BO1 to BO7, FAIL
GRD140-400D, Ratings: Make and carry: 4A continuously
GRD140-420D, Make and carry: 20A, 220Vdc for 0.5s (L/R5ms)
Break: 0.1A, 220Vdc (L/R=40ms) or 0.2A, 110Vdc
Durability: Loaded contact: 10000 operations
Unloaded contact: 100000 operations
Operating time Approx. 12ms

GRD140-401D, Auxiliary relay BO1 to BO6, FAIL

GRD140-421D Ratings: Make and carry: 4A continuously
Make and carry: 20A, 220Vdc for 0.5s (L/R5ms)
Break: 0.1A, 220Vdc (L/R=40ms) or 0.2A, 110Vdc
Operating time Approx. 5ms
High-speed auxiliary relay HBO1 to HBO4
Ratings: Make and carry: 5A continuously
Make and carry: 20A, 220Vdc for 0.5s (L/R5ms)
Break: 0.1A, 220Vdc (L/R=40ms) or 0.2A, 110Vdc
Durability: Loaded contact: 10000 operations
Unloaded contact: 100000 operations
Operating time Approx. 3ms
DC Supply Monitoring
Threshold of DC power fail: Typical 74Vdc(min.70Vdc) for 110V/125Vdc rating
Typical 138Vdc(min.125Vdc) for 220V/250Vdc rating
Typical 31Vdc(min. 28Vdc) for 48V/54/60dc rating
Typical 15Vdc(min. 13Vdc) for 24/30Vdc rating
Mechanical design
Weight 4.5kg
Case colour Munsell No. 10YR8/1
Installation Flush mounting

 365 
 6 F 2 S 0 8 9 7

ENVIRONMENTAL PERFORMANCE
Test Standards Details
Atmospheric Environment
Temperature IEC60068-2-1/2 Operating range: -10C to +55C.
Storage / Transit: -25C to +70C.
Humidity IEC60068-2-3 56 days at 40C and 93% relative humidity.
Enclosure Protection IEC60529 IP51
Mechanical Environment
Vibration IEC60255-21-1 Response - Class 1
Endurance - Class 1
Shock and Bump IEC60255-21-2 Shock Response Class 1
Shock Withstand Class 1
Bump Class 1
Seismic IEC60255-21-3 Class 1
Electrical Environment
Dielectric Withstand IEC60255-5 2kVrms for 1 minute between all terminals and earth.
2kVrms for 1 minute between independent circuits.
1kVrms for 1 minute across normally open contacts.
High Voltage Impulse IEC60255-5 Three positive and three negative impulses of 5kV(peak),
1.2/50s, 0.5J between all terminals and between all
terminals and earth.
Electromagnetic Environment
High Frequency IEC60255-22-1 Class 3, 1 MHz burst in common / differential modes
Disturbance / Damped IEC61000-4-12 / EN61000-4-12 Auxiliary supply and input / output ports: 2.5 kV / 1 kV
Oscillatory Wave Communications ports: 1 kV / 0 kV
Electrostatic IEC60255-22-2 Class 4, 8kV contact discharge, 15kV air discharge.
Discharge IEC61000-4-2 / EN61000-4-2
Radiated RF IEC60255-22-3 Class 3, Field strength 10V/m for frequency sweeps of 80MHz to
Electromagnetic IEC61000-4-3 / EN61000-4-3 1GHz and 1.4GHz to 4.0GHz. Additional spot tests at 80,
Disturbance 160, 380, 450, 900, 1860 and 2150MHz.
Fast Transient IEC60255-22-4, IEC61000-4-4 / 4kV, 5k/100kHz, 5/50ns
Disturbance EN61000-4-4 2kV, 5k/100kHz, 5/50ns applied to com ports (RS485, etc.)
Surge Immunity IEC60255-22-5, 1.2/50s surge in common/differential modes:
IEC61000-4-5 / EN61000-4-5 HV ports: 2kV/1kV
PSU and I/O ports: 2kV/1kV
RS485 port: 1kV/ -
Conducted RF IEC60255-22-6 Class 3, 10Vrms applied over frequency range 150kHz to 100MHz.
Electromagnetic IEC61000-4-6 / EN61000-4-6 Additional spot tests at 27 and 68MHz.
Disturbance
Power Frequency IEC60255-22-7, IEC61000-4-16 300V 50Hz for 10s applied to ports in common mode.
Disturbance / EN61000-4-16 150V 50Hz for 10s applied to ports in differential mode.
Not applicable to AC inputs.
Conducted and IEC60255-25 Class A, Conducted emissions:
Radiated Emissions EN55022 Class A, 0.15 to 0.50MHz: <79dB (peak) or <66dB (mean)
IEC61000-6-4 / EN61000-6-4 0.50 to 30MHz: <73dB (peak) or <60dB (mean)
Radiated emissions (at 10m):
30 to 230MHz: <40dB
230 to 1000MHz: <47dB

 366 
 6 F 2 S 0 8 9 7

European Commission Directives

89/336/EEC Compliance with the European Commission
Electromagnetic Compatibility Directive is
demonstrated according to EN 61000-6-2 and
EN 61000-6-4.
73/23/EEC Compliance with the European Commission Low
Voltage Directive is demonstrated according to
EN 50178 and EN 60255-5.

 367 
 6 F 2 S 0 8 9 7

Appendix L
Symbols Used in Scheme Logic

 368 
 6 F 2 S 0 8 9 7

Symbols used in the scheme logic and their meanings are as follows:

Signal names
Marked with : Measuring element output signal
Marked with : Signal number
Marked with : Signal number and name of binary input by PLC function

Signal No. Signal name

Marked with [ ] : Scheme switch
Marked with " " : Scheme switch position
Unmarked : Internal scheme logic signal

AND gates

A B C Output
A
1 1 1 1
B & Output Other cases 0
C
A
A B C Output
B & Output 1 1 0 1
C Other cases 0

A A B C Output
1 0 0 1
B & Output Other cases 0
C

OR gates

A A B C Output
B 1 Output 0 0 0 0
C Other cases 1

A A B C Output
B 1 Output 0 0 1 0
Other cases 1
C
A
A B C Output
B 1 Output 0 1 1 0
C Other cases 1

 369 
 6 F 2 S 0 8 9 7

Signal inversion
A Output
A 1 Output 0 1
1 0

Timer

t 0 Delayed pick-up timer with fixed setting

XXX: Set time
XXX

0 t Delayed drop-off timer with fixed setting

XXX: Set time
XXX

t 0 Delayed pick-up timer with variable setting

XXX - YYY: Setting range
XXX - YYY

0 t Delayed drop-off timer with variable setting

XXX - YYY: Setting range
XXX - YYY

One-shot timer
A
A Output

Output
XXX - YYY

XXX - YYY: Setting range

Flip-flop
S R Output
S 0 0 No change
F/F Output 1 0 1
R 0 1 0
1 1 0
Scheme switch
A Switch Output
A Output
1 ON 1
ON
Other cases 0

Switch Output
 Output ON 1
ON OFF 0

 370 
 6 F 2 S 0 8 9 7

 371 
 6 F 2 S 0 8 9 7

Appendix M
IEC60870-5-103: Interoperability

 372 
 6 F 2 S 0 8 9 7

IEC60870-5-103 Configurator
IEC103 configurator software is included in the same CD as RSM100, and can be installed
easily as follows:
Installation of IEC103 Configurator
Insert the CD-ROM (RSM100) into a CDROM drive to install this software on a PC.
Double click the “Setup.exe” of the folder “¥IEC103Conf” under the root directory, and
operate it according to the message.
When installation has been completed, the IEC103 Configurator will be registered in the start
menu.
Starting IEC103 Configurator
Click [Start][Programs][IEC103 Configurator][IECConf] to the IEC103 Configurator
software.
Note: The instruction manual for the IEC103 Configurator can be viewed by clicking the
[Help][Manual] in the IEC103 Configurator.
Requirements for IEC60870-5-103 master station
Polling cycle: 150ms or more
Timeout time (time to re-sending the request frame to relay): 100ms
IEC103 master GR relay

Data request

Polling cycle: Response frame

150ms or more

Data request

Response frame

IEC60870-5-103: Interoperability
1. Physical Layer
1.1 Electrical interface: EIA RS-485
A maximum number of 32 relays can be connected.
1.2 Optical interface
Glass fibre (option)
ST type connector (option)
1.3 Transmission speed
User setting: 9600 or 19200 bit/s
2. Application Layer
COMMON ADDRESS of ASDU
One COMMON ADDRESS OF ASDU (identical with station address)

 373 
 6 F 2 S 0 8 9 7

3. List of Information
The following items can be customized with the original software tool “IEC103 configurator”.
(For details, refer to “IEC103 configurator” manual No.6F2S0839.)
- Items for “Time-tagged message”: Type ID(1/2), INF, FUN, Transmission
condition(Signal number), COT
- Items for “Time-tagged measurands”: INF, FUN, Transmission condition(Signal number),
COT, Type of measurand quantities
- Items for “General command”: INF, FUN, Control condition(Signal number)
- Items for “Measurands”: Type ID(3/9), INF, FUN, Number of measurand, Type of
measurand quantities
- Common setting
 Transmission cycle of Measurand frame
 FUN of System function
 Test mode, etc.
CAUTION: For the setting data written via RS232C to be effective, turn off the DC supply
to the relay and turn on again.
3. 1 IEC60870-5-103 Interface
3.1.1 Spontaneous events
The events created by the relay will be sent using Function type (FUN) / Information numbers
(INF) to the IEC60870-5-103 master station.
3.1.2 General interrogation
The GI request can be used to read the status of the relay, the Function types and Information
numbers that will be returned during the GI cycle are shown in the table below.
For details, refer to the standard IEC60870-5-103 section 7.4.3.
3.1.3 Cyclic measurements
The relay will produce measured values using Type ID=3 or 9 on a cyclical basis, this can be
read from the relay using a Class 2 poll. The rate at which the relay produces new measured
values can be customized.
3.1.4 Commands
The supported commands can be customized. The relay will respond to non-supported
commands with a cause of transmission (COT) negative acknowledgement of a command.
For details, refer to the standard IEC60870-5-103 section 7.4.4.
3.1.5 Test mode
In test mode, both spontaneous messages and polled measured values, intended for processing
in the control system, are designated by means of the CAUSE OF TRANSMISSION ‘test
mode’. This means that the CAUSE OF TRANSMISSION = 7 ‘test mode’ is used for
messages normally transmitted with COT=1 (spontaneous) or COT=2 (cyclic).
For details, refer to the standard IEC60870-5-103 section 7.4.5.
3.1.6 Blocking of monitor direction
If blocking of the monitor direction is activated in the protection equipment, all indications and
measurands are no longer transmitted.
For details, refer to the standard IEC60870-5-103 section 7.4.6.

 374 
 6 F 2 S 0 8 9 7

3.2 List of Information

The following are the default settings.

IEC103 Configurator Default setting

INF Description Contents GI Type COT FUN DPI
ID Signal No. OFF ON
Standard Information numbers in monitor direction
System Function
0 End of General Interrogation Transmission completion of GI items. -- 8 10 255 -- -- --
0 Time Synchronization Time Synchronization ACK. -- 6 8 255 -- -- --
2 Reset FCB Reset FC B(toggle bit) ACK -- 5 3 219 -- -- --
3 Reset CU Reset CU ACK -- 5 4 219 -- -- --
4 Start/Restart Relay start/restart -- 5 5 219 -- -- --
5 Power On Relay power on. Not supported
Status Indications
If it is possible to use auto-recloser, this item is set
16 Auto-recloser active GI 1 1, 7, 11, 12 219 1411 1 2
active, if impossible, inactive.
If protection using telecommunication is available,
17 Teleprotection active Not supported
this item is set to active. If not, set to inactive.
If the protection is available, this item is set to
18 Protection active GI 1 1, 7, 12 219 1413 1 2
active. If not, set to inactive.

19 LED reset Reset of latched LEDs -- 1 1, 7, 11, 12 219 1409 -- 2

Block the 103 transmission from a relay to control

20 Monitor direction blocked GI 1 11 219 1241 1 2
system. IECBLK: "Blocked" settimg.
Transmission of testmode situation froma relay to
21 Test mode GI 1 11 219 1242 1 2
control system. IEC TST "ON" setting.
When a setting change has done at the local, the
22 Local parameter Setting Not supported
event is sent to control system.

23 Characteristic1 Setting group 1 active GI 1 1, 7, 11, 12 219 1243 1 2

24 Characteristic2 Setting group 2 active GI 1 1, 7, 11, 12 219 1244 1 2

25 Characteristic3 Setting group 3 active GI 1 1, 7, 11, 12 219 1245 1 2

26 Characteristic4 Setting group 4 active GI 1 1, 7, 11, 12 219 1246 1 2

27 Auxiliary input1 Binary input 1 No set

28 Auxiliary input2 Binary input 2 No set
29 Auxiliary input3 Binary input 3 No set
30 Auxiliary input4 Binary input 4 No set

Supervision Indications
32 Measurand supervision I Zero sequence current supervision GI 1 1, 7 219 1266 1 2
33 Measurand supervision V Zero sequence voltage supervision GI 1 1, 7 219 1268 1 2
35 Phase sequence supervision Negative sequence voltage supevision GI 1 1, 7 219 1269 1 2
36 Trip circuit supervision Output circuit supervision GI 1 1, 7 219 1270 1 2
37 I>>backup operation No set
38 VT fuse failure VT failure GI 1 1, 7 219 386 1 2
39 Teleprotection disturbed CF(C ommunication system Fail) supervision Not supported
46 Group warning Only alarming GI 1 1, 7 219 1258 1 2
47 Group alarm Trip blocking and alarming GI 1 1, 7 219 1252 1 2

Earth Fault Indications

48 Earth Fault L1 A phase earth fault GI 1 1, 7 219 800 1 2
49 Earth Fault L2 B phase earth fault GI 1 1, 7 219 801 1 2
50 Earth Fault L3 C phase earth fault GI 1 1, 7 219 802 1 2
51 Earth Fault Fwd Earth fault forward GI 1 1, 7 219 803 1 2
52 Earth Fault Rev Earth fault reverse GI 1 1, 7 219 804 1 2

 375 
 6 F 2 S 0 8 9 7

IEC103 Configurator Default setting

INF Description Contents GI Type COT FUN DPI
ID Signal NO. OFF ON
Fault Indications
64 Start/pick-up L1 A phase, A-B phase or C-A phase element pick-up GI 1 1, 7 219 805 1 2
65 Start/pick-up L2 B phase, A-B phase or B-C phase element pick-up GI 1 1, 7 219 806 1 2
66 Start/pick-up L3 C phase, B-C phase or C-A phase element pick-up GI 1 1, 7 219 807 1 2
67 Start/pick-up N Earth fault element pick-up GI 1 1, 7 219 808 1 2
68 General trip Any trip -- 2 1, 7 219 371 -- 2
69 Trip L1 A phase, A-B phase or C-A phase trip -- 2 1, 7 219 372 -- 2
70 Trip L2 B phase, A-B phase or B-C phase trip -- 2 1, 7 219 373 -- 2
71 Trip L3 C phase, B-C phase or C-A phase trip -- 2 1, 7 219 374 -- 2
72 Trip I>>(back-up) Back up trip No set
73 Fault location X In ohms Fault location -- 4 1, 7 219 1048 -- --
74 Fault forward/line Forward fault -- 2 1, 7 219 816 -- 2
75 Fault reverse/Busbar Reverse fault -- 2 1, 7 219 817 -- 2
Teleprotection Signal
76 Carrier signal sending N ot supported
transmitted

77 Teleprotection Signal received Carrier signal receiving N ot supported

78 Zone1 Zone 1 trip N ot supported

79 Zone2 Zone 2 trip N ot supported
80 Zone3 Zone 3 trip N ot supported
81 Zone4 Zone 4 trip N ot supported
82 Zone5 Zone 5 trip N ot supported
83 Zone6 Zone 6 trip N ot supported
84 General Start/Pick-up Any elements pick-up GI 2 1, 7 219 1279 1 2
85 Breaker Failure CBF trip or CBF retrip -- 2 1, 7 219 818 -- 2
86 Trip measuring system L1 N ot supported
87 Trip measuring system L2 N ot supported
88 Trip measuring system L3 N ot supported
89 Trip measuring system E N ot supported
90 Trip I> Inverse time OC trip -- 2 1, 7 219 819 -- 2
91 Trip I>> Definite time OC trip -- 2 1, 7 219 820 -- 2
92 Trip IN> Inverse time earth fault OC trip -- 2 1, 7 219 821 -- 2
93 Trip IN>> Definite time earth fault OC trip -- 2 1, 7 219 822 -- 2

Autoreclose indications
128 CB 'ON' by Autoreclose CB close command output -- 1 1, 7 219 403 -- 2
CB 'ON' by long-time
129 N ot supported
Autoreclose
130 Autoreclose Blocked Autoreclose block GI 1 1, 7 219 400 1 2

Details of Fault location settings in the IEC103 configurator

INF Tbl Offset Data type Coeff
219 5 26 short 0.1

 376 
 6 F 2 S 0 8 9 7

IEC103 configurator Default setting

INF Description Contents Type
GI COT FUN Max. No.
ID
Measurands
144 Measurand I Ib <meaurand I> -- 3 2, 7 219 1
145 Measurand I,V Ib, Vab <meaurand I> -- 3 2, 7 219 2
146 Measurand I,V,P,Q Ib, Vab, P, Q <meaurand I> -- 3 2, 7 219 4
147 Measurand IN,VEN Ie, Ve <meaurand I> -- 3 2, 7 219 2
Measurand IL1,2,3, VL1,2,3, Ia, Ib, Ic, Va, Vb, Vc, P, Q, f measurand
148 -- 9 2, 7 219 9
P,Q,f <meaurand II>

Generic Function
240 Read Headings Not supported
Read attributes of all entries
241 Not supported
of a group
243 Read directory of entry Not supported
244 Real attribute of entry Not supported
245 End of GGI Not supported
249 Write entry with confirm Not supported
250 Write entry with execute Not supported
251 Write entry aborted Not supported

Details of MEA settings in the IEC103 configurator

INF MEA Tbl Offset Data type Limit Coeff
Lower Upper
144 Ib 1 80 long 0 4096 1.70667
145 Ib 1 80 long 0 4096 1.70667
Vab 1 24 long 0 4096 3.2252
146 Ib 1 80 long 0 4096 1.70667
Vab 1 24 long 0 4096 3.2252
P 1 216 long -4096 4096 0.000538
Q 1 224 long -4096 4096 0.000538
147 Ie 1 152 long 0 4096 1.70667
Ve 1 144 long 0 4096 3.2252
148 Ia 1 72 long 0 4096 1.70667
Ib 1 80 long 0 4096 1.70667
Ic 1 88 long 0 4096 1.70667
Va 1 0 long 0 4096 3.2252
Vb 1 8 long 0 4096 3.2252
Vc 1 16 long 0 4096 3.2252
P 1 216 long -4096 4096 0.000538
Q 1 224 long -4096 4096 0.000538
f 1 184 long 0 4096 0.68267

 377 
 6 F 2 S 0 8 9 7

（Note） Further to the aforementioned default settings for measurement, the following power
quantities, which are measured routinely in the relay, can also be transmitted. The recommended
settings for each power quantity in IEC103 configurator are shown below.

Settings for IEC103 configurator

Quantity Limit
Name Tbl Offset Data type Coeff
Lower Upper
Ia 1 72 long 0 4096 (0.001/2.4)*2^12=1.7067
Magnitude of phase
Ib 1 80 long 0 4096 (0.001/2.4)*2^12=1.7067
current
Ic 1 88 long 0 4096 (0.001/2.4)*2^12=1.7067
Magnitude of residual
Ie 1 152 long 0 4096 (0.001/2.4)*2^12=1.7067
current
Magnitude of zero
sequence current from Ise 1 160 long 0 4096 (0.00025/2.4)*2^12=0.42667
core balance CT
Magnitude of I1 1 128 long 0 4096 (0.001/2.4)*2^12=1.7067
symmetrical I2 1 136 long 0 4096 (0.001/2.4)*2^12=1.7067
component current I0 1 120 long 0 4096 (0.001/2.4)*2^12=1.7067
Ratio of negative to
positive sequence I2/I1 1 168 long 0 1000 0.01
current
Va 1 0 long 0 4096 (0.06/63.5/1.2)*2^12=3.2252
Magnitude of phase
Vb 1 8 long 0 4096 (0.06/63.5/1.2)*2^12=3.2252
voltage
Vc 1 16 long 0 4096 (0.06/63.5/1.2)*2^12=3.2252
Vab 1 24 long 0 4096 (0.06/110/1.2)*2^12=3.2252
Magnitude of phase-
Vbc 1 32 long 0 4096 (0.06/110/1.2)*2^12=3.2252
to-phase voltage
Vca 1 40 long 0 4096 (0.06/110/1.2)*2^12=3.2252
Magnitude of residual
voltage, or of
Ves 1 144 long 0 4096 (0.06/63.5/1.2)*2^12=3.2252
reference voltage for
sync. check
Magnitude of V1 1 56 long 0 4096 (0.06/63.5/1.2)*2^12=3.2252
symmetrical V2 1 64 long 0 4096 (0.06/63.5/1.2)*2^12=3.2252
component voltage V0 1 48 long 0 4096 (0.06/63.5/1.2)*2^12=3.2252
(0.001*0.06/63.5/2.4)*2^12
Active power P 1 216 long -4096 4096
0.0016126
(0.001*0.06/63.5/2.4)*2^12
Reactive power Q 1 224 long -4096 4096
0.0016126
(0.001*0.06/63.5/2.4)*2^12
Apparent power S 1 232 long 0 4096
0.0016126
Power factor PF 1 208 long -1000 1000 1
(0.001/1.2/50)*2^12=1.7067
for 50Hz operation
Frequency f 1 184 long 0 4096
(0.001/1.2/60)*2^12=1.7067
for 60Hz operation
Percentage of thermal
THM% 1 176 long 0 1000 0.01
capacity

 378 
 6 F 2 S 0 8 9 7

Note that the measured data that is transmitted from the relay should be multiplied by the following
coefficients, in order to correctly display these power quantities on SAS/SCADA.
Name Coefficient Unit Note
Ia, Ib, Ic, 2.4*1[A]/2^12 1[A] rating For primary display, appropriate
A CT ratio should also be
Ie, Ise, I1, I2, I0 2.4*5[A]/2^12 5[A] rating
multiplied.
I2/I1 0.1 - -
Va, Vb, Vc, Ves,
1.2*63.5[V]/2^12=0.03223 V For primary display, appropriate VT ratio
V1, V2, V0
should also be multiplied.
Vab, Vbc, Vca 1.2*110[V]/2^12=0.03223 V
2.4*1[A]*63.5[V]/2^12 1[A] rating For primary display, appropriate
W, Var,
P, Q, S CT and VT ratios should also
2.4*5[A]*63.5[V]/2^12 VA 5[A] rating
be multiplied.
PF 0.001 - -
1.2*50[Hz]/2^12=0.01465 50[Hz] operation
f Hz
1.2*60[Hz]/2^12=0.01758 60[Hz] operation
THM% 1 % -

 379 
 6 F 2 S 0 8 9 7

IEC103 Configurator Default setting

INF Description Contents Control
Type ID COT FUN
direction

Selection of standard information numbers in control direction

System functions

0 Initiation of general interrogation -- 7 9 255

0 Time synchronization -- 6 8 255

General commands
16 Auto-recloser on/off ON/OFF 20 20 219
17 Teleprotection on/off ON/OFF 20 20 219
18 Protection on/off (*1) ON/OFF 20 20 219
19 LED reset Reset indication of latched LEDs. ON 20 20 219
23 Activate characteristic 1 Setting Group 1 ON 20 20 219
24 Activate characteristic 2 Setting Group 2 ON 20 20 219
25 Activate characteristic 3 Setting Group 3 ON 20 20 219
26 Activate characteristic 4 Setting Group 4 ON 20 20 219

Generic functions
Read headings of all defined
240 Not supported
groups
Read values or attributes of all
241 Not supported
entries of one group

243 Read directory of a single entry Not supported

Read values or attributes of a

244 Not supported
single entry
General Interrogation of generic
245 Not supported
data
248 Write entry Not supported
249 Write entry w ith confirmation Not supported
250 Write entry w ith execution Not supported

(1) Note: While the relay receives the "Protection off" command, the "IN SERVICE LED" is off.

Details of Command settings in the IEC103 configurator

INF DCO
Sig off Sig on Rev Valid time
16 2684 2684 ✓ 0
17 2685 2685 ✓ 0
18 2686 2686 ✓ 0
19 0 2688 200
23 0 2640 1000
24 0 2641 1000
25 0 2642 1000
26 0 2643 1000

✓: signal reverse

 380 
 6 F 2 S 0 8 9 7

Description Contents GRD140 supported Comment

Basic a pplication function s
Test mo de Yes
Blo cking o f m onitor d irection Yes
Disturban ce data No
Gen eric services No
Private data No

Misce llane ous

M ax. MVAL = ra ted va lue
M easurand
tim es
Cu rren t L1 Ia Co nfigurable
Cu rren t L2 Ib Co nfigurable
Cu rren t L3 Ic Co nfigurable
Voltage L1-E Va Co nfigurable
Voltage L2-E Vb Co nfigurable
Voltage L3-E Vc Co nfigurable
Active p ower P P Co nfigurable
Re active p ower Q Q Co nfigurable
Frequ ency f f Co nfigurable
Voltage L1 - L2 Vab Co nfigurable

Details of Common settings in the IEC103 configurator

- Setting file’s remark: IGRD140DA001
- Remote operation valid time [ms]: 4000
- Local operation valid time [ms]: 4000
- Measurand period [s]: 2
- Function type of System functions: 219
- Signal No. of Test mode: 1242
- Signal No. for Real time and Fault number: 1279

 381 
 6 F 2 S 0 8 9 7

[Legend]
GI: General Interrogation (refer to IEC60870-5-103 section 7.4.3)
Type ID: Type Identification (refer to IEC60870-5-103 section 7.2.1)
1 : time-tagged message
2 : time-tagged message with relative time
3 : measurands I
4 : time-tagged measurands with relative time
5 : identification
6 : time synchronization
8 : general interrogation termination
9 : measurands II
10: generic data
11: generic identification
20: general command
23: list of recorded disturbances
26: ready for transmission for disturbance data
27: ready for transmission of a channel
28: ready for transmission of tags
29: transmission of tags
30: transmission of disturbance values
31: end of transmission
COT: Cause of Transmission (refer to IEC60870-5-103 section 7.2.3)
1: spontaneous
2: cyclic
3: reset frame count bit (FCB)
4: reset communication unit (CU)
5: start / restart
6: power on
7: test mode
8: time synchronization
9: general interrogation
10: termination of general interrogation
11: local operation
12: remote operation
20: positive acknowledgement of command
21: negative acknowledgement of command
31: transmission of disturbance data
40: positive acknowledgement of generic write command
41: negative acknowledgement of generic write command
42: valid data response to generic read command
43: invalid data response to generic read command
44: generic write confirmation
FUN: Function type (refer to IEC60870-5-103 section 7.2.5.1)
DPI: Double-point Information (refer to IEC60870-5-103 section 7.2.6.5)
DCO: Double Command (refer to IEC60870-5-103 section 7.2.6.4)

 382 
 6 F 2 S 0 8 9 7

IEC103 setting data is recommended to be saved as follows:

(1) Naming for IEC103setting data

The file extension of IEC103 setting data is “.csv”. It is recommended that the revision name is
provided with a revision number in order to be able to accommodate future changes as follows:
First draft: _01.csv
Second draft: _02.csv
Third draft: _03.csv
Revision number
The name “” is recommended in order to be able to discriminate the relay type such as
GRZ100 or GRL100, etc. The setting files remark field for IEC103 can accept up to 12
one-byte characters. It is utilized for control of IEC103 setting data.

(2) Saving theIEC103 setting data

It is recommended that IEC103 setting data is saved on electronic media and should not be left
in a folder.

 383 
 6 F 2 S 0 8 9 7

Troubleshooting

No. Phenomena Supposed causes Check / Confirmation

Object Procedure
1 Communication Address setting is incorrect. BCU Match address setting between BCU and relay.
trouble (IEC103 RY Avoid duplication of address with other relay.
communication is
not available.) Transmission baud rate setting is BCU Match transmission baud rate setting between
incorrect. RY BCU and relay.

Start bit, stop bit and parity settings of BCU Go over the following settings via the BCU.
data that BCU transmits to relay is Relay setting is fixed in accordance with the
incorrect. following settings.
- Start bit: 1bit
- Stop bit: 1bit
- Parity setting: even
RS485 or optical cable Cable - Check the connection port.
interconnection is incorrect. - Check the interconnection for RS485
A/B/COM
- Check the send and received interconnection
for the optical cable.
The setting of converter is incorrect. Converter In the event of using G1IF2, change the
(RS485/optic conversion is executed DIPSW setting in reference to INSTRUCTION
with the transmission channel, etc.) MANUAL (6F2S0794).
The relationship between logical “0/1” BCU Check the following;
of the signal and Sig.on/off is Logical0 : Sig.on
incorrect. (In the event of using
Logical1:Sig.off
optical cable)
Terminal resistor is not provided. cable Add terminal resistor (150[ohms]) to both ends
(Especially when the RS485 cable is of RS 485 cable.
long.)
Relay cannot receive the requirement BCU Check to ensure that there is a margin of more
frame from BCU. than 15ms between receiving the reply frame
(The timing coordination of sending from the relay and transmitting the next
and receiving switch control is requirement frame from the BCU.
irregular in half-duplex
communication.)
The requirement frame from the BCU BCU Check to set the time-out for the reply frame
and the reply frame from relay from the relay.
contend. Time-out setting: more than 100ms
(The sending and receiving timing (acceptable value of response time 50ms plus
coordination is irregular in half-duplex margin)
communication.)
2 HMI does not The relevant event sending condition RY Change the event sending condition (signal
display IEC103 is not valid. number) of the IEC103 configurator if there is a
event on the setting error. When the setting is correct, check
SAS side. the signal condition using the programmable
LED, etc.

 384 
 6 F 2 S 0 8 9 7

No. Phenomena Supposed causes Check / Confirmation

Object Procedure
The relevant event Information RY Match the relevant event Information Number
Number (INF) and/or Function Type SAS (INF) or Function Type (FUN) between the
(FUN) may be different between the relay and SAS.
relay and SAS.
The relay is not initialised after writing RY Check the sum value of the IEC103 setting
the IEC103 configurator setting. data on the LCD screen. When differing from
the sum value on the IEC103 configurator,
initialise the relay.
It changes to blocked mode. RY Change the IECBR setting to Normal.
3 Time can be not BCU does not transmit the time BCU Transmit the time synchronisation frame.
synchronised synchronisation frame.
with IEC103
The settling of the time RY Change the settling of time synchronisation
communication.
synchronisation source is set to other source to IEC.
than IEC.
(Note) BCU: Bay control unit, RY: Relay

 385 
 6 F 2 S 0 8 9 7

Appendix N
IEC61850: MICS & PICS

 386 
 6 F 2 S 0 8 9 7

MICS: IEC61850 Model Implementation Conformance Statement

The GRD140 relay supports IEC 61850 logical nodes and common data classes as indicated in the
following tables.
Logical nodes in IEC 61850-7-4
Logical Nodes GRD140 Nodes GRD140
L: System Logical Nodes GGIO_GOOSE Yes
LPHD Yes GSAL ---
Common Logical Node Yes I: Logical Nodes for Interfacing and archiving
LLN0 Yes IARC ---
P: Logical Nodes for Protection functions IHMI ---
PDIF --- ITCI ---
PDIR --- ITMI ---
PDIS --- A: Logical Nodes for Automatic control
PDOP --- ANCR ---
PDUP --- ARCO ---
PFRC Yes ATCC ---
PHAR Yes
AVCO ---
PHIZ ---
M: Logical Nodes for Metering and measurement
PIOC ---
PMRI MDIF ---
---
PMSS --- MHAI ---
POPE --- MHAN ---
PPAM --- MMTR ---
PSCH --- MMXN ---
PSDE --- MMXU Yes
PTEF --- MSQI Yes
PTOC Yes MSTA ---
PTOF Yes S: Logical Nodes for Sensors and monitoring
PTOV Yes SARC ---
PTRC Yes SIMG ---
PTTR Yes SIML ---
PTUC Yes SPDC ---
PTUV Yes X: Logical Nodes for Switchgear
PUPF --- XCBR Yes
PTUF --- XSWI ---
PVOC --- T: Logical Nodes for Instrument transformers
PVPH --- TCTR ---
PZSU --- TVTR ---
R: Logical Nodes for protection related functions Y: Logical Nodes for Power transformers
RDRE --- YEFN ---
RADR --- YLTC ---
RBDR --- YPSH ---
RDRS --- YPTR ---
RBRF Yes Z: Logical Nodes for Further power system equipment
RDIR --- ZAXN ---
RFLO Yes ZBAT ---
RPSB --- ZCAB ---
RREC Yes ZCAP ---
RSYN Yes ZCON ---
C: Logical Nodes for Control ZGEN ---
CALH --- ZGIL ---
CCGR --- ZLIN ---
CILO --- ZMOT ---
CPOW --- ZREA ---
CSWI --- ZRRC ---
G: Logical Nodes for Generic references ZSAR ---
GAPC --- ZTCF ---
GGIO Yes ZTCR ---

 387 
 6 F 2 S 0 8 9 7

Common data classes in IEC61850-7-3

Common data classes GRD140
Status information
SPS Yes
DPS ---
INS Yes
ACT Yes
ACT_ABC Yes
ACD Yes
ACD_ABC Yes
SEC ---
BCR ---
Measured information
MV Yes
CMV Yes
SAV ---
WYE Yes
WYE_ABCN Yes
DEL Yes
SEQ Yes
HMV ---
HWYE ---
HDEL ---
Controllable status information
SPC Yes
DPC Yes
INC Yes
BSC ---
ISC ---
Controllable analogue information
APC ---
Status settings
SPG ---
ING Yes
Analogue settings
ASG Yes
CURVE ---
Description information
DPL Yes
LPL Yes
CSD ---

 388 
 6 F 2 S 0 8 9 7

LPHD class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
PhyName DPL Physical device name plate M Y
PhyHealth INS Physical device health M Y
OutOv SPS Output communications buffer overflow O N
Proxy SPS Indicates if this LN is a proxy M Y
InOv SPS Input communications buffer overflow O N
NumPwrUp INS Number of Power ups O N
WrmStr INS Number of Warm Starts O N
WacTrg INS Number of watchdog device resets detected O N
PwrUp SPS Power Up detected O N
PwrDn SPS Power Down detected O N
PwrSupAlm SPS External power supply alarm O N
RsStat SPC Reset device statistics T O N

Common Logical Node class

Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Mandatory Logical Node Information (Shall be inherited by ALL LN but LPHD)
Mod INC Mode M Y
Beh INS Behaviour M Y
Health INS Health M Y
NamPlt LPL Name plate M Y
Optional Logical Node Information
Loc SPS Local operation O N
EEHealth INS External equipment health O N
EEName DPL External equipment name plate O N
OpCntRs INC Operation counter resetable O N
OpCnt INS Operation counter O N
OpTmh INS Operation time O N
Data Sets (see IEC 61850-7-2)
Inherited and ٛ pecialized from Logical Node class (see IEC 61850-7-2)
Control Blocks (see IEC 61850-7-2)
Inherited and ٛ pecialized from Logical Node class (see IEC 61850-7-2)
Services (see IEC 61850-7-2)
Inherited and ٛ pecialized from Logical Node class (see IEC 61850-7-2)

LLNO class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
Loc SPS Local operation for complete logical device O Y
OpTmh INS Operation time O N
Controls
Diag SPC Run Diagnostics O Y
LEDRs SPC LED reset T O Y

 389 
 6 F 2 S 0 8 9 7

PFRC class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Str ACD Start M Y
Op ACT Operate T M Y
BlkV SPS Blocked because of voltage O Y
Settings
StrVal ASG Start Value df/dt O Y
BlkVal ASG Voltage Block Value O Y
OpDlTmms ING Operate Delay Time O N
RsDlTmms ING Reset Delay Time O N

PHAR class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Str ACD_ABC Start M Y
Settings
HarRst ING Number of harmonic restrained O N
PhStr ASG Start Value O Y
PhStop ASG Stop Value O N
OpDlTmms ING Operate Delay Time O N
RsDlTmms ING Reset Delay Time O N

 390 
 6 F 2 S 0 8 9 7

PTOC class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Str ACD_ABC Start M Y
Op ACT_ABC Operate T M Y
TmASt CSD Active curve characteristic O N
Settings
TmACrv CURVE Operating Curve Type O N
StrVal ASG Start Value O Y
TmMult ASG Time Dial Multiplier O N
MinOpTmms ING Minimum Operate Time O N
MaxOpTmms ING Maximum Operate Time O N
OpDlTmms ING Operate Delay Time O Y
TypRsCrv ING Type of Reset Curve O N
RsDlTmms ING Reset Delay Time O N
DirMod ING Directional Mode O N

PTOF class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)

Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Str ACD Start M Y
Op ACT Operate T M Y
BlkV SPS Blocked because of voltage O Y
Settings
StrVal ASG Start Value (frequency) O Y
BlkVal ASG Voltage Block Value O Y
OpDITmms ING Operate Delay Time O Y
RsDITmms ING Reset Delay Time O N

 391 
 6 F 2 S 0 8 9 7

PTOV class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Str ACD_ABC Start M Y
Op ACT_ABC Operate T O Y
TmVSt CSD Active curve characteristic O N
Settings
TmVCrv CURVE Operating Curve Type O N
StrVal ASG Start Value O Y
TmMult ASG Time Dial Multiplier O N
MinOpTmms ING Minimum Operate Time O N
MaxOpTmms ING Maximum Operate Time O N
OpDlTmms ING Operate Delay Time O Y
RsDlTmms ING Reset Delay Time O N

 392 
 6 F 2 S 0 8 9 7

PTRC class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Tr ACT_ABC Trip C Y
Op ACT Operate (combination of subscribed Op from protection functions) C N
Str ACD Sum of all starts of all connected Logical Nodes O N
Settings
TrMod ING Trip Mode O N
TrPlsTmms ING Trip Pulse Time O N

Condition C: At least one of the two status information (Tr, Op) shall be used.

PTTR class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Measured Values
Amp MV Current for thermal load model O N
Tmp MV Temperature for thermal load O N
TmpRl MV Relation between temperature and max. temperature O N
LodRsvAlm MV Load reserve to alarm O N
LodRsvTr MV Load reserve to trip O N
AgeRat MV Ageing rate O N
Status Information
Str ACD Start O Y
Op ACT Operate T M Y
AlmThm ACT Thermal Alarm O Y
TmTmpSt CSD Active curve characteristic O N
TmASt CSD Active curve characteristic O N
Settings
TmTmpCrv CURVE Characteristic Curve for temperature measurement O N
TmACrv CURVE Characteristic Curve for current measurement /Thermal model O N
TmpMax ASG Maximum allowed temperature O N
StrVal ASG Start Value O Y
OpDlTmms ING Operate Delay Time O N
MinOpTmms ING Minimum Operate Time O N
MaxOpTmms ING Maximum Operate Time O N
RsDlTmms ING Reset Delay Time O N
ConsTms ING Time constant of the thermal model O N
AlmVal ASG Alarm Value O N

 393 
 6 F 2 S 0 8 9 7

PTUC class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)

Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Str ACD_ABC Start M Y
Op ACT_ABC Operate T O Y
TmVSt CSD Active curve characteristic O N
Settings
TmACrv CURVE Operating Curve Type O N
StrVal ASG Start Value O Y
OpDlTmms ING Operate Delay Time O Y
TmMult ASG Time Dial Multiplier O N
MinOpTmms ING Minimum Operate Time O N
MaxOpTmms ING Maximum Operate Time O N
TypRsCrv ING Type of Reset Curve O N
RsDlTmms ING Reset Delay Time O N
DirMod ING Directional Mode O N

PTUV class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Str ACD_ABC Start M Y
Op ACT_ABC Operate T M Y
TmVSt CSD Active curve characteristic O N
Settings
TmVCrv CURVE Operating Curve Type O N
StrVal ASG Start Value O Y
TmMult ASG Time Dial Multiplier O N
MinOpTmms ING Minimum Operate Time O N
MaxOpTmms ING Maximum Operate Time O N
OpDlTmms ING Operate Delay Time O Y
RsDlTmms ING Reset Delay Time O N

 394 
 6 F 2 S 0 8 9 7

PTUF class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Str ACD Start M Y
Op ACT Operate T M Y
BlkV SPS Blocked because of voltage O Y
Settings
StrVal ASG Start Value (frequency) O Y
BlkVal ASG Voltage Block Value O Y
OpDlTmms ING Operate Delay Time O Y
RsDlTmms ING Reset Delay Time O N

 395 
 6 F 2 S 0 8 9 7

RBRF class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Status Information
Str ACD_ABC Start, timer running O Y
OpEx ACT_ABC Breaker failure trip (“external trip”) T C Y
OpIn ACT_ABC Operate, retrip (“internal trip”) T C Y
Settings
FailMod ING Breaker Failure Detection Mode (current, breaker status, both, other) O Y
FailTmms ING Breaker Failure Time Delay for bus bar trip O Y
SPTrTmms ING Single Pole Retrip Time Delay O N
TPTrTmms ING Three Pole Retrip Time Delay O N
DetValA ASG Current Detector Value O Y
ReTrMod ING Retrip Mode O N

Condition C: At least one of either data shall be used depending on the applied tripping schema.

RFLO class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Measured values
FDOhm MV Fault Distance in M Y
FDkm MV Fault Distance in km M Y
Status Information
FltLoop INS Fault Loop O Y
Settings
LinLenKm ASG Line length in km O Y
R1 ASG Positive-sequence line resistance O Y
X1 ASG Positive-sequence line reactance O Y
R0 ASG Zero-sequence line resistance O Y
X0 ASG Zero-sequence line reactance O Y
Z1Mod ASG Positive-sequence line impedance value O N
Z1Ang ASG Positive-sequence line impedance angle O N
Z0Mod ASG Zero-sequence line impedance value O N
Z0Ang ASG Zero-sequence line impedance angle O N
Rm0 ASG Mutual resistance O N
Xm0 ASG Mutual reactance O N
Zm0Mod ASG Mutual impedance value O N
Zm0Ang ASG Mutual impedance angle O N

 396 
 6 F 2 S 0 8 9 7

RREC class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Controls
BlkRec INC Block Reclose O N
ChkRec SPC Check Reclosing O N
Status Information
Auto SPC Automatic Operation (external switch status) O N
Op ACT Operate (used here to provide close to XCBR) T M Y
AutoRecSt INS Auto Reclosing Status M Y
Settings
Rec1Tmms ING First Reclose Time O Y
Rec2Tmms ING Second Reclose Time O Y
Rec3Tmms ING Third Reclose Time O Y
PlsTmms ING Close Pulse Time O Y
RclTmms ING Reclaim Time O Y

 397 
 6 F 2 S 0 8 9 7

RSYN class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
OpCntRs INC Resetable operation counter O N
Controls
RHz SPC Raise Frequency O N
LHz SPC Lower Frequency O N
RV SPC Raise Voltage O N
LV SPC Lower Voltage O N
Status Information
Rel SPS Release M Y
VInd SPS Voltage Difference Indicator O N
AngInd SPS Angle Difference Indicator O N
HzInd SPS Frequency Difference Indicator O N
SynPrg SPS Synchronising in progress O N
Measured values
DifVClc MV Calculated Difference in Voltage O N
DifHzClc MV Calculated Difference in Frequency O N
DifAngClc MV Calculated Difference of Phase Angle O N
Settings
DifV ASG Difference Voltage O Y
DifHz ASG Difference Frequency O Y
DifAng ASG Difference Phase Angle O Y
LivDeaMod ING Live Dead Mode O N
DeaLinVal ASG Dead Line Value O N
LivLinVal ASG Live Line Value O N
DeaBusVal ASG Dead Bus Value O N
LivBusVal ASG Live Bus Value O N
PlsTmms ING Close Pulse Time O N
BkrTmms ING Closing time of breaker O N

 398 
 6 F 2 S 0 8 9 7

GGIO class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
EEHealth INS External equipment health (external sensor) O N
EEName DPL External equipment name plate O N
Loc SPS Local operation O N
OpCntRs INC Resetable operation counter O N
Measured values
AnIn MV Analogue input O N
Controls
SPCSO SPC Single point controllable status output O N
DPCSO DPC Double point controllable status output O N
ISCSO INC Integer status controllable status output O N
Status Information
IntIn INS Integer status input O N
Alm SPS General single alarm O N
Ind1 SPS General indication (binary input) O Y
Ind2 SPS General indication (binary input) O Y
Ind3 SPS General indication (binary input) O Y
Ind4 SPS General indication (binary input) O Y
Ind5 SPS General indication (binary input) O Y
Ind6 SPS General indication (binary input) O Y
Ind7 SPS General indication (binary input) O Y
Ind8 SPS General indication (binary input) O Y
Ind9 SPS General indication (binary input) O Y
Ind10 SPS General indication (binary input) O Y
:
:
:
Ind64 SPS General indication (binary input) O Y

 399 
 6 F 2 S 0 8 9 7

GGIO_GOOSE class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
EEHealth INS External equipment health (external sensor) O N
EEName DPL External equipment name plate O N
Loc SPS Local operation O N
OpCntRs INC Resetable operation counter O N
Measured values
AnIn MV Analogue input O N
Controls
SPCSO SPC Single point controllable status output O N
DPCSO DPC Double point controllable status output O N
ISCSO INC Integer status controllable status output O N
Status Information
IntIn INS Integer status input O N
Alm SPS General single alarm O N
Ind1 SPS General indication (binary input) O Y
Ind2 SPS General indication (binary input) O Y
Ind3 SPS General indication (binary input) O Y
Ind4 SPS General indication (binary input) O Y
Ind5 SPS General indication (binary input) O Y
Ind6 SPS General indication (binary input) O Y
Ind7 SPS General indication (binary input) O Y
Ind8 SPS General indication (binary input) O Y
Ind9 SPS General indication (binary input) O Y
Ind10 SPS General indication (binary input) O Y
Ind11 SPS General indication (binary input) O Y
Ind12 SPS General indication (binary input) O Y
Ind13 SPS General indication (binary input) O Y
Ind14 SPS General indication (binary input) O Y
Ind15 SPS General indication (binary input) O Y
Ind16 SPS General indication (binary input) O Y

 400 
 6 F 2 S 0 8 9 7

MMXU class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
EEHealth INS External equipment health (external sensor) O N
Measured values
TotW MV Total Active Power (Total P) O N
TotVAr MV Total Reactive Power (Total Q) O N
TotVA MV Total Apparent Power (Total S) O N
TotPF MV Average Power factor (Total PF) O N
Hz MV Frequency O Y
PPV DEL Phase to phase voltages (VL1VL2, …) O Y
PhV WYE_ABCN Phase to ground voltages (VL1ER, …) O Y
A WYE_ABDNPhase currents (IL1, IL2, IL3) O Y
W WYE Phase active power (P) O N
VAr WYE Phase reactive power (Q) O N
VA WYE Phase apparent power (S) O N
PF WYE Phase power factor O N
Z WYE Phase Impedance O N

MSQI class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
EEHealth INS External equipment health (external sensor) O N
EEName DPL External equipment name plate O N
Measured values
SeqA SEQ Positive, Negative and Zero Sequence Current C Y
SeqV SEQ Positive, Negative and Zero Sequence Voltage C Y
DQ0Seq SEQ DQ0 Sequence O N
ImbA WYE Imbalance current O N
ImbNgA MV Imbalance negative sequence current O N
ImbNgV MV Imbalance negative sequence voltage O N
ImbPPV DEL Imbalance phase-phase voltage O N
ImbV WYE Imbalance voltage O N
ImbZroA MV Imbalance zero sequence current O N
ImbZroV MV Imbalance zero sequence voltage O N
MaxImbA MV Maximum imbalance current O N
MaxImbPPV MV Maximum imbalance phase-phase voltage O N
MaxImbV MV Maximum imbalance voltage O N

Condition C: At least one of either data shall be used.

 401 
 6 F 2 S 0 8 9 7

XCBR class
Attribute Name Attr. Type Explanation T M/O GRD140
LNName Shall be inherited from Logical-Node Class (see IEC 61850-7-2)
Data
Common Logical Node Information
LN shall inherit all Mandatory Data from Common Logical Node Class M
EEHealth INS External equipment health O N
EEName DPL External equipment name plate O N
OpCnt INS Operation counter M Y
Controls
Pos DPC Switch position M Y
BlkOpn SPC Block opening M Y
BlkCls SPC Block closing M Y
ChaMotEna SPC Charger motor enabled O Y
Metered Values
SumSwARs BCR Sum of Switched Amperes, resetable O N
Status Information
CBOpCap INS Circuit breaker operating capability M Y
POWCap INS Point On Wave switching capability O N
MaxOpCap INS Circuit breaker operating capability when fully charged O N

 402 
 6 F 2 S 0 8 9 7

SPS class
Attribute Name Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
Status
stVal BOOLEAN ST dchg TRUE | FALSE M Y
q Quality ST qchg M Y
t TimeStamp ST M Y
Substitution
subEna BOOLEAN SV PICS_SUBST N
subVal BOOLEAN SV TRUE | FALSE PICS_SUBST N
subQ Quality SV PICS_SUBST N
subID VISIBLE STRING64 SV PICS_SUBST N
configuration, description and extension
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 13

INS class
Attribute Name Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
status
stVal INT32 ST dchg M Y(*1)
q Quality ST qchg M Y
t TimeStamp ST M Y
Substitution
subEna BOOLEAN SV PICS_SUBST N
subVal INT32 SV PICS_SUBST N
subQ Quality SV PICS_SUBST N
subID VISIBLE STRING64 SV PICS_SUBST N
configuration, description and extension
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 13

(*1): “ENUM” type is also used.

 403 
 6 F 2 S 0 8 9 7

ACT class
Attribute Name Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
status
general BOOLEAN ST dchg M Y
phsA BOOLEAN ST dchg O N
phsB BOOLEAN ST dchg O N
phsC BOOLEAN ST dchg O N
neut BOOLEAN ST dchg O N
q Quality ST qchg M Y
t TimeStamp ST M Y
configuration, description and extension
operTm TimeStamp CF O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 13

ACT_ABC class
Attribute Name Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
status
general BOOLEAN ST dchg M Y
phsA BOOLEAN ST dchg O Y
phsB BOOLEAN ST dchg O Y
phsC BOOLEAN ST dchg O Y
neut BOOLEAN ST dchg O N
q Quality ST qchg M Y
t TimeStamp ST M Y
configuration, description and extension
operTm TimeStamp CF O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 13

 404 
 6 F 2 S 0 8 9 7

ACD class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
status
general BOOLEAN ST dchg M Y
dirGeneral ENUMERATED ST dchg unknown | forward | backward | M Y
both
phsA BOOLEAN ST dchg GC_2 (1) N
dirPhsA ENUMERATED ST dchg unknown | forward | backward GC_2 (1) N
phsB BOOLEAN ST dchg GC_2 (2) N
dirPhsB ENUMERATED ST dchg unknown | forward | backward GC_2 (2) N
phsC BOOLEAN ST dchg GC_2 (3) N
dirPhsC ENUMERATED ST dchg unknown | forward | backward GC_2 (3) N
neut BOOLEAN ST dchg GC_2 (4) N
dirNeut ENUMERATED ST dchg unknown | forward | backward GC_2 (4) N
q Quality ST qchg M Y
t TimeStamp ST M Y
configuration, description and extension
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 13

ACD_ABC class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
status
general BOOLEAN ST dchg M Y
dirGeneral ENUMERATED ST dchg unknown | forward | backward | M Y
both
phsA BOOLEAN ST dchg GC_2 (1) Y
dirPhsA ENUMERATED ST dchg unknown | forward | backward GC_2 (1) Y
phsB BOOLEAN ST dchg GC_2 (2) Y
dirPhsB ENUMERATED ST dchg unknown | forward | backward GC_2 (2) Y
phsC BOOLEAN ST dchg GC_2 (3) Y
dirPhsC ENUMERATED ST dchg unknown | forward | backward GC_2 (3) Y
neut BOOLEAN ST dchg GC_2 (4) N
dirNeut ENUMERATED ST dchg unknown | forward | backward GC_2 (4) N
q Quality ST qchg M Y
t TimeStamp ST M Y
configuration, description and extension
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 13

 405 
 6 F 2 S 0 8 9 7

MV class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
measured values
instMag AnalogueValue MX O N
mag AnalogueValue MX dchg M Y
range ENUMERATED MX dchg normal | high | low | high-high | low-low O N
|…
q Quality MX qchg M Y
t TimeStamp MX M Y
substitution
subEna BOOLEAN SV PICS_SUBST N
subVal AnalogueValue SV PICS_SUBST N
subQ Quality SV PICS_SUBST N
subID VISIBLE STRING64 SV PICS_SUBST N
configuration, description and extension
units Unit CF see Annex A O Y
db INT32U CF 0 … 100 000 O N
zeroDb INT32U CF 0 … 100 000 O N
sVC ScaledValueConfig CF AC_SCAV N
rangeC RangeConfig CF GC_CON N
smpRate INT32U CF O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 21

 406 
 6 F 2 S 0 8 9 7

CMV class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
measured values
instCVal Vector MX O N
cVal Vector MX dchg M Y
range ENUMERATED MX dchg normal | high | low | high-high | low-low O N
|…
q Quality MX qchg M Y
t TimeStamp MX M Y
substitution
subEna BOOLEAN SV PICS_SUBST N
subVal Vector SV PICS_SUBST N
subQ Quality SV PICS_SUBST N
subID VISIBLE STRING64 SV PICS_SUBST N
configuration, description and extension
units Unit CF see Annex A O Y
db INT32U CF 0 … 100 000 O N
zeroDb INT32U CF 0 … 100 000 O N
rangeC RangeConfig CF GC_CON N
magSVC ScaledValueConfig CF AC_SCAV N
angSVC ScaledValueConfig CF AC_SCAV N
angRef ENUMERATED CF V | A | other … O N
smpRate INT32U CF O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 21

 407 
 6 F 2 S 0 8 9 7

WYE class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
Data
phsA CMV GC_1 Y
phsB CMV GC_1 Y
phsC CMV GC_1 Y
neut CMV GC_1 N
net CMV GC_1 N
res CMV GC_1 N
DataAttribute
configuration, description and extension
angRef ENUMERATED CF Va | Vb | Vc | Aa | Ab | Ac | Vab | Vbc O N
| Vca | Vother | Aother
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 21

WYE_ABCN class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
Data
phsA CMV GC_1 Y
phsB CMV GC_1 Y
phsC CMV GC_1 Y
neut CMV GC_1 Y
net CMV GC_1 N
res CMV GC_1 N
DataAttribute
configuration, description and extension
angRef ENUMERATED CF Va | Vb | Vc | Aa | Ab | Ac | Vab | Vbc O N
| Vca | Vother | Aother
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 21

 408 
 6 F 2 S 0 8 9 7

DEL class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
Data
phsAB CMV GC_1 Y
phsBC CMV GC_1 Y
phsCA CMV GC_1 Y
DataAttribute
configuration, description and extension
angRef ENUMERATED CF Va | Vb | Vc | Aa | Ab | Ac | Vab | Vbc O N
| Vca | Vother | Aother
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 21

SEQ class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
Data
c1 CMV M Y
c2 CMV M Y
c3 CMV M Y
DataAttribute
measured attributes
seqT ENUMERATED MX pos-neg-zero | dir-quad-zero M Y
configuration, description and extension
phsRef ENUMERATED CF A|B|C|… O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 21

 409 
 6 F 2 S 0 8 9 7

SPC class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
control and status
ctlVal BOOLEAN CO off (FALSE) | on (TRUE) AC_CO_M N
operTm TimeStamp CO AC_CO_O N
origin Originator CO, ST AC_CO_O Y
ctlNum INT8U_RO CO, ST 0..255 AC_CO_O N
SBO VISIBLE STRING65 CO AC_CO_SBO_N_M N
SBOw SBOW CO AC_CO_SBOW_E_M N
Oper Oper CO AC_CO _M Y
Cancel Cancel CO AC_CO_SBO_N_M and N
AC_CO_SBOW_E_M
and
AC_CO_TA_E_M
stVal BOOLEAN ST dchg FALSE | TRUE AC_ST Y
q Quality ST qchg AC_ST Y
t TimeStamp ST AC_ST Y
stSeld BOOLEAN ST dchg AC_CO_O N
substitution
subEna BOOLEAN SV PICS_SUBST N
subVal BOOLEAN SV FALSE | TRUE PICS_SUBST N
subQ Quality SV PICS_SUBST N
subID VISIBLE STRING64 SV PICS_SUBST N
configuration, description and extension
pulseConfig PulseConfig CF AC_CO_O N
CtlModel CtlModels CF M Y
sboTimeout INT32U CF AC_CO_O N
sboClass SboClasses CF AC_CO_O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 31

 410 
 6 F 2 S 0 8 9 7

DPC class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
control and status
ctlVal BOOLEAN CO off (FALSE) | on (TRUE) AC_CO_M N
operTm TimeStamp CO AC_CO_O N
origin Originator_RO CO, ST AC_CO_O N
ctlNum INT8U_RO CO, ST 0..255 AC_CO_O N
stVal CODED_ENUM ST dchg intermediate-state | off | on | bad-state M Y
q Quality ST qchg M Y
t TimeStamp ST M Y
stSeld BOOLEAN ST dchg AC_CO_O N
substitution
subEna BOOLEAN SV PICS_SUBST N
subVal CODED_ENUM SV FALSE | TRUE PICS_SUBST N
subQ Quality SV PICS_SUBST N
subID VISIBLE STRING64 SV PICS_SUBST N
configuration, description and extension
pulseConfig PulseConfig CF AC_CO_O N
CtlModel CtlModels CF M Y
sboTimeout INT32U CF AC_CO_O N
sboClass SboClasses CF AC_CO_O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 31

 411 
 6 F 2 S 0 8 9 7

INC class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
control and status
ctlVal INT32 CO AC_CO_M N
operTm TimeStamp CO AC_CO_O N
origin Originator CO, ST AC_CO_O N
ctlNum INT8U CO, ST 0..255 AC_CO_O N
SBO VISIBLE STRING65 CO AC_CO_SBO_N_M N
SBOw SBOW CO AC_CO_SBOW_E_M N
Oper Oper CO AC_CO _M N
Cancel Cancel CO AC_CO_SBO_N_M N
and
AC_CO_SBOW_E_M
and
AC_CO_TA_E_M
stVal INT32 ST dchg M Y
q Quality ST qchg M Y
t TimeStamp ST M Y
stSeld BOOLEAN ST dchg AC_CO_O N
substitution
subEna BOOLEAN SV PICS_SUBST N
subVal INT32 SV FALSE | TRUE PICS_SUBST N
subQ Quality SV PICS_SUBST N
subID VISIBLE STRING64 SV PICS_SUBST N
configuration, description and extension
CtlModel CtlModels CF M Y
sboTimeout INT32U CF AC_CO_O N
sboClass SboClasses CF AC_CO_O N
minVal INT32 CF O N
maxVal INT32 CF O N
stepSize INT32U CF 1 … (maxVal – minVal) O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 31

 412 
 6 F 2 S 0 8 9 7

ING class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
setting
setVal INT32 SP AC_NSG_M Y(*3)
setVal INT32 SG, SE AC_SG_M N
configuration, description and extension
minVal INT32 CF O N
maxVal INT32 CF O N
stepSize INT32U CF 1 … (maxVal – minVal) O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 39
(*3): “ENUM” type is also used.

ASG class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
setting
setMag AnalogueValue SP AC_NSG_M Y
setMag AnalogueValue SG, SE AC_SG_M N
configuration, description and extension
units Unit CF see Annex A O Y
sVC ScaledValueConfig CF AC_SCAV Y
minVal AnalogueValue CF O N
maxVal AnalogueValue CF O N
stepSize AnalogueValue CF 1 … (maxVal – minVal) O N
d VISIBLE STRING255 DC Text O N
dU UNICODE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 42

 413 
 6 F 2 S 0 8 9 7

DPL class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
configuration, description and extension
vendor VISIBLE STRING255 DC M Y
hwRev VISIBLE STRING255 DC O N
swRev VISIBLE STRING255 DC O Y
serNum VISIBLE STRING255 DC O N
model VISIBLE STRING255 DC O Y
location VISIBLE STRING255 DC O N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 45

LPL class
Attribute Attribute Type FC TrgOp Value/Value Range M/O/C GRD140
Name
DataName Inherited from Data Class (see IEC 61850-7-2)
DataAttribute
configuration, description and extension
vendor VISIBLE STRING255 DC M Y
swRev VISIBLE STRING255 DC M Y
d VISIBLE STRING255 DC M Y
dU UNICODE STRING255 DC O N
configRev VISIBLE STRING255 DC AC_LN0_M Y
ldNs VISIBLE STRING255 EX shall be included in LLN0 only; AC_LN0_EX N
for example "IEC 61850-7-4:2003"
lnNs VISIBLE STRING255 EX AC_DLD_M N
cdcNs VISIBLE STRING255 EX AC_DLNDA_M N
cdcName VISIBLE STRING255 EX AC_DLNDA_M N
dataNs VISIBLE STRING255 EX AC_DLN_M N
Services
As defined in Table 45

 414 
 6 F 2 S 0 8 9 7

PICS: IEC61850 ASCI Conformance Statement

Client/ Server/ GRD140 Remarks
subscriber publisher
Client-server roles
B11 Server side (of TWO-PARTY- - c1 Y
APPLICATION-ASSOCIATION)
B12 Client side of (TWO-PARTY- c1 - -
APPLICATION-ASSOCIATION)
SCSMs supported
B21 SCSM: IEC61850-8-1 used Y
B22 SCSM: IEC61850-9-1 used N
B23 SCSM: IEC61850-9-2 used N
B24 SCSM: other -
Generic substation event model (GSE)
B31 Publisher side - O Y
B32 Subscriber side O - Y
Transmission of sampled value model (SVC)
B41 Publisher side - O N
B42 Subscriber side O - N

If Server side (B11) supported

M1 Logical device c2 c2 Y
M2 Logical node c3 c3 Y
M3 Data c4 c4 Y
M4 Data set c5 c5 Y
M5 Substitution O O N
M6 Setting group control O O Y
Reporting
M7 Buffered report control O O Y
M7-1 sequence-number Y
M7-2 report-time-stamp Y
M7-3 reason-for-inclusion Y
M7-4 data-set-name Y
M7-5 data-reference Y
M7-6 buffer-overflow Y
M7-7 entryID Y
M7-8 BufTm Y
M7-9 IntgPd Y
M7-10 GI Y
Unbuffered report control O O Y
M8-1 sequence-number Y
M8-2 report-time-stamp Y
M8-3 reason-for-inclusion Y
M8-4 data-set-name Y
M8-5 data-reference Y
M8-6 BufTm Y
M8-7 IntgPd Y
M8-8 GI Y
Logging O O N
M9 Log control O O N
M9-1 IntgPd N
M10 Log O O N
M11 Control M M Y
If GSE (B31/B32) is supported
GOOSE O O Y
M12-1 entryID
M12-2 DataRefInc
M13 GSSE O O N
If SVC (B41/B42) is supported

 415 
 6 F 2 S 0 8 9 7

M14 Multicast SVC O O N

M15 Unicast SVC O O N
M16 Time M M Y
M17 File Transfer O O Y
Server
S1 ServerDirectory M Y
Application association
S2 Associate M M Y
S3 Abort M M Y
S4 Release M M Y
Logical device
S5 LogicalDeviceDirectory M M Y
Logical node
S6 LogicalNodeDirectory M M Y
S7 GetAllDataValues O M Y
Data
S8 GetDataValues M M Y
S9 SetDataValues O O N
S10 GetDataDirectory O M Y
S11 GetDataDefinition O M Y
Data set
S12 GetDataSetValues O M Y
S13 SetDataSetValues O O N
S14 CreateDataSet O O N
S15 DeleteDataSet O O N
S16 GetDataSetDirectory O O Y
Substitution
S17 SetDataValues M M N
Setting group control
S18 SelectActiveSG O O Y
S19 SelectEditSG O O N
S20 SetSGValues O O N
S21 ConfirmEditSGValues O O N
S22 GetSGValues O O N
S23 GetSGCBValues O O Y
Reporting
Buffered report control block (BRCB)
S24 Report c6 c6 Y
S24-1 data-change (dchg) Y
S24-2 quality-change (qchg) Y
S24-3 data-update (dupd) N
S25 GetBRCBValues c6 c6 Y
S26 SetBRCBValues c6 c6 Y
Unbuffered report control block (BRCB)
S27 Report c6 c6 Y
S27-1 data-change (dchg) Y
S27-2 quality-change (qchg) Y
S27-3 data-update (dupd) N
S28 GetURCBValues c6 c6 Y
S29 SetURCBValues c6 c6 Y
Logging
Log control block
S30 GetLCBValues M M N
S31 SetLCBValues O M N
Log
S32 QueryLogByTime c7 M N
S33 QueryLogAfter c7 M N
S34 GetLogStatusValues M M N
Generic substation event model (GSE)

 416 
 6 F 2 S 0 8 9 7

GOOSE-CONTROL-BLOCK
S35 SendGOOSEMessage c8 c8 Y
S36 GetGoReference O c9 N
S37 GetGOOSEElementNumber O c9 N
S38 GetGoCBValues O O Y
S39 SetGoCBValues O O Y
GSSE-CONTROL-BLOCK
S40 SendGSSEMessage c8 c8 N
S41 GetGsReference O c9 N
S42 GetGSSEElementNumber O c9 N
S43 GetGsCBValues O O N
S44 SetGsCBValues O O N
Transmission of sampled value model (SVC)
Multicast SVC
S45 SendMSVMessage c10 c10 N
S46 GetMSVCBValues O O N
S47 SetMSVCBValues O O N
Unicast SVC
S48 SendUSVMessage c10 c10 N
S49 GetUSVCBValues O O N
S50 SetUSVCBValues O O N
Control
S51 Select M O N
S52 SelectWithValue M O Y
S53 Cancel O O Y
S54 Operate M M Y
S55 CommandTermination M O Y
S56 TimeActivatedOperate O O N
File Transfer
S57 GetFile O M Y
S58 SetFile O O N
S59 DeleteFile O O N
S60 GetFileAttributeValues O O Y
Time
T1 Time resolution of internal clock 1ms
T2 Time accuracy of internal clock 1ms T1
T3 Supported TimeStamp resolution 1ms

M – Mandatory
O – Optional
c1 – shall be ‘M’ if support for LOGICAL-DEVICE model has been declared.
c2 – shall be ‘M’ if support for LOGICAL-NODE model has been declared.
c3 – shall be ‘M’ if support for DATA model has been declared.
c4 – shall be ‘M’ if support for DATA-SET, Substitution, Report, Log Control, or Time model has been declared.
c5 – shall be ‘M’ if support for Report, GSE, or SV models has been declared.
c6 – shall declare support for at least one (BRCB or URCB)
c7 – shall declare support for at least one (QueryLogByTime or QueryLogAfter).
c8 – shall declare support for at least one (SendGOOSEMessage or SendGSSEMessage)
c9 – shall declare support if TWO-PARTY association is available.
c10 – shall declare support for at least one (SendMSVMessage or SendUSVMessage).

 417 
 6 F 2 S 0 8 9 7

PICS for A-Profile support

A-Profile Profile Description Client Server GRD140 Remarks
shortcut F/S F/S
A1 Client/server A-Profile c1 c1 Y
A2 GOOSE/GSE c2 c2 Y
management A-Profile
A3 GSSE A-Profile c3 c3 N
A4 TimeSync A-Profile c4 c4 Y
c1 Shall be ‘m’ if support for any service specified in Table 2 are declared within the ACSI basic conformance statement.
c2 Shall be ‘m’ if support for any service specified in Table 6 are declared within the ACSI basic conformance statement.
c3 Shall be ‘m’ if support for any service specified in Table 9 are declared within the ACSI basic conformance statement.
c4 Support for at least one other A-Profile shall be declared (e.g. in A1-A3) in order to claim conformance to IEC
61850-8-1.

PICS for T-Profile support

A-Profile Profile Description Client Server GRD140 Remarks
shortcut F/S F/S
T1 TCP/IP T-Profile c1 c1 Y
T2 OSI T-Profile c2 c2 N
T3 GOOSE/GSE T-Profile c3 c3 Y
T4 GSSE T-Profile c4 c4 N
T5 TimeSync T-Profile o o Y
c1 Shall be ‘m’ if support for A1 is declared. Otherwise, shall be 'i'.
c2 Shall be ‘o’ if support for A1 is declared. Otherwise, shall be 'i'.
c3 Shall be ‘m’ if support for A2 is declared. Otherwise, shall be 'i.
c4 Shall be ‘m’ if support for A3 is declared. Otherwise, shall be 'i.

 418 
 6 F 2 S 0 8 9 7

MMS InitiateRequest general parameters

Client-CR Server-CR
InitiateRequest GRD140
Base F/S Value/range Base F/S Value/range
InitiateRequest
localDetailCalling m m m m Y
proposedMaxServOutstandingCalling m m 1 or greater m m 1 or greater Y
proposedMaxServOustandingCalled m m 1 or greater m m 1 or greater Y
initRequestDetail m m m m Y

InitiateRequestDetail
proposedVersionNumber m m shall be 2.1 m m shall be 2.1 Y
proposedParameterCBB m m m m Y
servicesSupportedCalling m m m m Y
additionalSupportedCalling c1 x c1 x N
additionalCbbSupportedCalling c1 x c1 x N
privilegeClassIdentityCalling c1 x c1 x N
c1 Conditional upon Parameter CBB CSPI

MMS InitiateResponse general parameters

Client-CR Server-CR
InitiateRequest GRD140
Base F/S Value/range Base F/S Value/range
InitiateResponse
localDetailCalled m m m m Y
negotiatedMaxServOutstandingCalling m m 1 or greater m m 1 or greater Y
negotiatedMaxServOustandingCalled m m 1 or greater m m 1 or greater Y
initResponseDetail m m m m Y

InitiateResponseDetail
negotiatedVersionNumber m m shall be 2.1 m m shall be 2.1 Y
negotiatedParameterCBB m m m m Y
servicesSupportedCalled m m m m Y
additionalSupportedCalled c1 x c1 x N
additionalCbbSupportedCalled c1 x c1 x N
privilegeClassIdentityCalled c1 x c1 x N
c1 Conditional upon Parameter CBB CSPI

 419 
 6 F 2 S 0 8 9 7

MMS service supported conformance table

Client-CR Server-CR
MMS service supported CBB GRD140
Base F/S Value/range Base F/S Value/range
status o o o m Y
getNameList o o o c1 Y
identify o o m m Y
rename o o o o N
read o o o c2 Y
write o o o c3 Y
getVariableAccessAttributes o o o c4 Y
defineNamedVariable o o o o N
defineScatteredAccess o i o i N
getScatteredAccessAttributes o i o i N
deleteVariableAccess o o o o N
defineNamedVariableList o o o o N
getNamedVariableListAttributes o o o c5 Y
deleteNamedVariableList o o o c6 N
defineNamedType o i o i N
getNamedTypeAttributes o i o i N
deleteNamedType o i o i N
input o i o i N
output o i o i N
takeControl o i o i N
relinquishControl o i o i N
defineSemaphore o i o i N
deleteSemaphore o i o i N
reportPoolSemaphoreStatus o i o i N
reportSemaphoreStatus o i o i N
initiateDownloadSequence o i o i N
downloadSegment o i o i N
terminateDownloadSequence o i o i N
initiateUploadSequence o i o i N
uploadSegment o i o i N
terminateUploadSequence o i o i N
requestDomainDownload o i o i N
requestDomainUpload o i o i N
loadDomainContent o i o i N
storeDomainContent o i o i N
deleteDomain o i o i N
getDomainAttributes o o o c14 Y
createProgramInvocation o i o i N

 420 
 6 F 2 S 0 8 9 7

Client-CR Server-CR
MMS service supported CBB GRD140
Base F/S Value/range Base F/S Value/range
deleteProgramInvocation o i o i N
start o i o i N
stop o i o i N
resume o i o i N
reset o i o i N
kill o i o i N
getProgramInvocationAttributes o i o i N
obtainFile o c9 o c9 N
defineEventCondition o i o i N
deleteEventCondition o i o i N
getEventConditionAttributes o i o i N
reportEventConditionStatus o i o i N
alterEventConditionMonitoring o i o i N
triggerEvent o i o i N
defineEventAction o i o i N
deleteEventAction o i o i N
alterEventEnrollment o i o i N
reportEventEnrollmentStatus o i o i N
getEventEnrollmentAttributes o i o i N
acknowledgeEventNotification o i o i N
getAlarmSummary o i o i N
getAlarmEnrollmentSummary o i o i N
readJournal o c13 o c13 N
writeJournal o o o o N
initializeJournal o o o c12 N
reportJournalStatus o i o i N
createJournal o i o i N
deleteJournal o i o i N
fileOpen o c8 o c8 Y
fileRead o c8 o c8 Y
fileClose o c8 o c8 Y
fileRename o i o i N
fileDelete o c9 o c9 N
fileDirectory o c11 o c11 Y
unsolicitedStatus o i o i N
informationReport o c7 o c7 Y
eventNotification o i o i N
attachToEventCondition o i o i N
attachToSemaphore o i o i N
conclude m m m m N
cancel o o o m N
getDataExchangeAttributes o c10 o c10 N
exchangeData o c10 o c10 N

 421 
 6 F 2 S 0 8 9 7

Client-CR Server-CR
MMS service supported CBB GRD140
Base F/S Value/range Base F/S Value/range
defineAccessControlList o c10 o c10 N
getAccessControlListAttributes o c10 o c10 N
reportAccessControlledObjects o c10 o c10 N
deleteAccessControlList o c10 o c10 N
alterAccessControl o c10 o c10 N
reconfigureProgramInvocation o c10 o c10 N
c1 Shall be ‘m’ if logical device or logical node model support is declared in ACSI basic conformance statement.
c2 Shall be ‘m’ if logical node model support is declared in ACSI basic conformance statement or if support for the
MMS write service is declared.
c3 Shall be ‘m’ if ACSI support for SetDataValues service is declared or implied.
c4 Shall be ‘m’ if logical node model support is declared in ACSI basic conformance statement.
c5 Shall be ‘m’ if data set support is declared in the ACSI basic conformance statement.
c6 Shall be ‘m’ if support for defineNamedVariableList is declared.
c7 Shall be 'm' if support for ACSI Report or ACSI command termination is declared.
c8 Shall be 'm' if support for ACSI GetFile is declared.
c9 Shall be 'm' if support for ACSI SetFile is declared.
c10 Shall not be present since MMS minor version is declared to be 1.
c11 Shall be 'm' if support for ACSI GetFileAttributeValues is declared.
c12 Shall be 'm' if support for the ACSI log model is declared.
c13 Shall be 'm' if support for the ACSI QueryLogByTime or QueryLogAfter is declared.
c14 Shall be 'm' if support for the ACSI logical device model is declared.

MMS Parameter CBB

Client-CR Server-CR
MMS parameter CBB GRD140
Base F/S Value/range Base F/S Value/range
STR1 o o o c1 Y
STR2 o o o o N
NEST 1 1 or greater 1 c2 Y(10)
VNAM o o o c1 Y
VADR o o o o N
VALT o o o c1 Y
bit x x x x N
TPY o o o o N
VLIS o c1 o c3 Y
bit x x x x N
bit x x x x N
CEI o i o i N
ACO o c4 o c4 N
SEM o c4 o c4 N
CSR o c4 o c4 N
CSNC o c4 o c4 N
CSPLC o c4 o c4 N
CSPI o c4 o c4 N
c1 Shall be ‘m’ if ACSI logical node model support declared.
c2 Shall be five(5) or greater if ACSI logical node model support is declared.
c3 Shall be ‘m’ if ACSI data set, reporting, GOOSE, or logging model support is declared.
c4 Shall not be present. Receiving implementations shall assume not supported.

 422 
 6 F 2 S 0 8 9 7

GetNameList conformance statement

Client-CR Server-CR
GetNameList GRD140
Base F/S Value/range Base F/S Value/range
Request
ObjectClass m m m m Y
ObjectScope m m m m Y
DomainName o o m m Y
ContinueAfter o m m m Y
Response+
List Of Identifier m m m m Y
MoreFollows m m m m Y
Response-
Error Type m m m m Y
NOTE Object class ‘vmd' (formerly VMDSpecific in MMS V1.0) shall not appear. If a request contains this
ObjectClass, an MMS Reject shall be issued.

AlternateAccessSelection conformance statement

Not applicable.

VariableAccessSpecification conformance statement

Client-CR Server-CR
VariableAccessSpecification GRD140
Base F/S Value/range Base F/S Value/range
listOfVariable o o o c1 Y
variableSpecification o o o c1 Y
alternateAccess o o o c1 Y
variableListName o o o c2 Y
c1 Shall be ‘m’ if ACSI support for Logical Node Model is declared.
c2 Shall be ‘m’ if ACSI support for ACSI DataSets, reporting, or logging is declared.

VariableSpecification conformance statement

Client-CR Server-CR
VariableSpecification GRD140
Base F/S Value/range Base F/S Value/range
name o o o m Y
address o o o i N
variableDescription o o o i N
scatteredAccessDescription o x o x N
invalidated o x o x N

 423 
 6 F 2 S 0 8 9 7

Read conformance statement

Client-CR Server-CR
Read GRD140
Base F/S Value/range Base F/S Value/range
Request
specificationWithResult o o o m Y
variableAccessSpecification m m m m Y
Response
variableAccessSpecification o o o m Y
listOfAccessResult m m m m Y

Write conformance statement

Client-CR Server-CR
Write GRD140
Base F/S Value/range Base F/S Value/range
Request
variableAccessSpecification m m m m Y
listOfData m m m m Y
Response
failure m m m m Y
success m m m m Y

InformationReport conformance statement

Client-CR Server-CR
InformationReport GRD140
Base F/S Value/range Base F/S Value/range
Request
variableAccessSpecification m m m m Y
listOfAccessResult m m m m Y

GetVariableAccessAttributes conformance statement

Client-CR Server-CR GRD140
GetVariableAccessAttributes
Base F/S Value/range Base F/S Value/range
Request
name o o m m Y
address o o m x N
Response
mmsDeletable m m m m Y
address o x o x N
typeSpecification m m m m Y

DefineNamedVariableList conformance statement

Not applicable.

 424 
 6 F 2 S 0 8 9 7

GetNamedVariableListAttributes conformance statement

Client-CR Server-CR
GetNamedVariableListAttributes GRD140
Base F/S Value/range Base F/S Value/range
Request
ObjectName m m m m Y
Response
mmsDeletable m m m m Y
listOfVariable m m m m Y
variableSpecification m m m m Y
alternateAccess o m o i N

DeleteNamedVariableList conformance statement

Not applicable.

ReadJournal conformance statement

Not applicable.

JournalEntry conformance statement

Not applicable.

InitializeJournal conformance statement

Not applicable.

FileDirectory conformance statement

Client-CR Server-CR
FileDirectory GRD140
Base F/S Value/range Base F/S Value/range
Request
filespecification o o m m Y
continueAfter o o m m Y
Response+
listOfDirectoryEntry m m m m Y
MoreFollows m m m m Y

FileOpen conformance statement

Client-CR Server-CR
FileOpen GRD140
Base F/S Value/range Base F/S Value/range
Request
filename m m m m Y
initialPosition o o m m Y
Response+
frsmID m m m m Y
fileAttributes m m m m Y

 425 
 6 F 2 S 0 8 9 7

FileRead conformance statement

Client-CR Server-CR
FileRead GRD140
Base F/S Value/range Base F/S Value/range
Request
frsmID m m m m Y
Response+
fileData m m m m Y
MoreFollows m m m m Y

FileClose conformance statement

Client-CR Server-CR
FileClose GRD140
Base F/S Value/range Base F/S Value/range
Request
frsmID m m m m Y
Response+ m m m m Y

GOOSE conformance statement

Subscriber Publisher Value/comment GRD140
GOOSE Services c1 c1 Y
SendGOOSEMessage m m Y
GetGoReference o c3 N
GetGOOSEElementNumber o c4 N
GetGoCBValues o o Y
SetGoCBValues o o Y
GSENotSupported c2 c5 N
GOOSE Control Block (GoCB) o o Y
c1 Shall be ‘m’ if support is declared within ACSI basic conformance statement.
c2 Shall be ‘m’ if ACSI basic conformance support for either GetGoReference or GetGOOSEElementNumber is
declared.
c3 Shall be ‘m’ if support for ACSI basic conformance of GetGoReference is declared.
c4 Shall be ‘m’ if support for ACSI basic conformance of GetGOOSEElementNumber.
c5 Shall be ‘m’ if no support for ACSI basic conformance of GetGOOSEElementNumber is declared.

GSSE conformance statement

Not applicable.

 426 
 6 F 2 S 0 8 9 7

 427 
 6 F 2 S 0 8 9 7

Appendix O
Inverse Time Characteristics

 428 
 6 F 2 S 0 8 9 7

IEC/UK Inverse Curves (NI) IEC/UK Inverse Curves (VI)

(Time Multiplier TMS = 0.1 - 1.5) (Time Multiplier TMS = 0.1 - 1.5)
100 100

10

10

Operating Time (s)

Operating Time (s)

TMS TMS

1.5 1 1.5
1.0
1.

0.5
0.5
1
0.2
0.1
0.2 0.1

0.1

0.1 0.01
1 10 100 1 10 100
Current (Multiple of Setting) Current (Multiple of Setting)

Normal Inverse Very Inverse

 429 
 6 F 2 S 0 8 9 7

IEC/UK Inverse Curves (EI)

(Time Multiplier TMS = 0.1 - 1.5)
1000

100

UK Inverse Curves (LTI)

(Time Multiplier TMS = 0.1 - 1.5)
1000

10
Operating Time (s)

100
Operating Time (s)

1
TMS

TMS
10 1.5

1.5 1.0

1.0
0.5

0.1 0.5
0.2
1
0.1
0.2

0.1

0.01 0.1
1 10 100 1 10 100
Current (Multiple of Setting) Current (Multiple of Setting)

Extremely Inverse Long Time Inverse

 430 
 6 F 2 S 0 8 9 7

IEEE Inverse Curves (MI) IEEE Inverse Curves (VI)

(Time Multiplier TMS = 0.1 - 1.5) (Time Multiplier TMS = 0.1 - 1.5)
100 100

10 10

Operating Time (s)

Operating Time (s)

TMS
TM
1.5
1 1
1.0 1.5

1.0
0.5
0.5

0.2

0.1 0.1 0.2

0.1
0.1

0.01 0.01
1 10 100 1 10 100
Current (Multiple of Setting) Current (Multiple of Setting)

Moderately Inverse Very Inverse

 431 
 6 F 2 S 0 8 9 7

IEEE Inverse Curves (EI)

(Time Multiplier TMS = 0.1 - 1.5)
100

10
Operating Time (s)

TMS

1.5
1.0
0.1
0.5

0.2

0.1
0.01
1 10 100
Current (Multiple of Setting)

Extremely Inverse

 432 
 6 F 2 S 0 8 9 7

US Inverse Curves (CO8) US Inverse Curves (CO2)

(Time Multiplier TMS = 0.1 - 1.5) (Time Multiplier TMS = 0.1 - 1.5)
100 10

10

1
TMS

Operating Time (s)

Operating Time (s)

1.5

1 1.0

TMS
0.5
1.5
0.1
1.0
0.2
0.1 0.5

0.1
0.2

0.1

0.01 0.01
1 10 100 1 10 100
Current (Multiple of Setting) Current (Multiple of Setting)

CO8 Inverse CO2 Short Time Inverse

 433 
 6 F 2 S 0 8 9 7

Appendix P
Ordering

 434 
 6 F 2 S 0 8 9 7

Ordering
Directional Overcurrent Relay

GRD140 D 0 0

Type:
Directional Overcurrent Relay GRD140
Model:
-Model 110: Directional earth fault and directional sensitive 110
earth fault, 8BIs, 7BOs
-Model 400: Directional 3 phase + earth fault, 5BIs, 7BOs 400
-Model 420: Directional 3 phase + earth + sensitive earth, 420
5BIs, 7BOs
-Model 400: Directional 3 phase + earth fault, 5BIs, 6BOs, 401
4HBOs
-Model 420: Directional 3 phase + earth + sensitive earth, 421
5BIs, 6BOs, 4HBOs
Ratings:
1A, 50Hz, 110V/125Vdc 1
1A, 60Hz, 110V/125Vdc 2
5A, 50Hz, 110V/125Vdc 3
5A, 60Hz, 110V/125Vdc 4
1A, 50Hz, 220V/250Vdc 5
1A, 60Hz, 220V/250Vdc 6
5A, 50Hz, 220V/250Vdc 7
5A, 60Hz, 220V/250Vdc 8
1A, 50Hz, 48/54/60Vdc A
1A, 60Hz, 48/54/60Vdc B
5A, 50Hz, 48/54/60Vdc C
5A, 60Hz, 48/54/60Vdc D
1A, 50Hz, 24V/30Vdc E
1A, 60Hz, 24V/30Vdc F
5A, 50Hz, 24V/30Vdc G
5A, 60Hz, 24V/30Vdc H
Communications:
For IEC60870-5-103 For IEC61850 / RSM100
RS485 100BASE-TX A
RS485 100BASE-FX B
Fibre optic 100BASE-TX D
Fibre optic 100BASE-FX E

Miscellaneous:
None 0

 435 
 6 F 2 S 0 8 9 7

Version-up Records
Version Date Revised Section Contents
No.
0.0 Dec. 5, 2009 -- First issue
1.0 Feb. 1, 2010 1 Modified Table 1.1.1.
2.1.1.1 Modified the description (IEC60255-151 added).
2.1.2.2 Modified the description and Table 2.1.2.
2.1.8.1 Modified Figure 2.1.48.
2.2.1 to 2.2.4 Modified the description (IEC60255-127 added).
2.4 Modified the description.
3.2.3, 3.3.3, 3.3.4, Modified the description.
3.3.9, 3.4.2
4.2.1, 4.2.6.4, 4.2.7 Modified the description.
Appendices Modified Appendix K.
2.0 Jun. 4, 2010 1 Modified the description and Table 1.1.1 (added 41D).
2.1.1.1 Modified the description.
2.1.8.2 Added the setting table for CLP.
2.5.3 Modified the description.
3.1.1 to 3.2.4 Modified the description.
3.4.3 Modified the description (Table 3.4.2 and setting rage table).
3.5 Modified the description.
4.1.2 Modified the description and Figure 4.1.1.
4.2, 4.2.4.2, 4.2.6.7, Modified the description.
4.2.6.9, 4.2.7.2
6.4.2 Modified Figure 6.4.1.
6.5.1.1 Modified the description and added Figure 6.5.2.1.
6.5.1.3, 6.5.1.6 Modified the description.
6.6.1, 6.6.2 Modified the description.
Appendices Modified Appendix C, F, G, H, K and P.
3.0 Aug. 25, 2010 Precaution Modified the description.
4.2.4.5, 4.2.6.4 Modified the description.
6.4.3 Modified the description.
Appendices Modified Appendix B and M.
4.0 Jan. 18, 2011 3.3.2, 3.3.4 Modified the description.
4.2.6.4 Modified the description.
Appendices Modified Appendix G and K.
4.1 Sep. 16, 2011 Appendix K Modified the description.
4.2 Oct. 27, 2011 2.3.2 Modified the descriptions.
2.4
5.0 Dec. 26, 2011 2.1.3.5 Modified Figure 2.1.32
2.1.8.1 Modified Figure 2.1.47
4.2.6.6 Modified the description
4.2.6.7 Modified the description
Appendix Modified Appendix K and M

 436 