Scribd
Upload
81 views1 page

Radar Structure

This document shows a circuit diagram for a radio frequency (RF) transceiver module. It includes a phase locked loop (PLL) chip for clock generation, an ADF4159 frequency synthesizer chip to generate the RF local oscillator signal, an ADAR7251 analog-to-digital converter (ADC) chip, and a STM32 microcontroller to control the system via a serial peripheral interface (SPI) bus. The module contains the necessary power supplies, filtering, and control signals to implement an RF transmitter and receiver.

Uploaded by

Karl Martin Aldueso
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
81 views1 page

Radar Structure

This document shows a circuit diagram for a radio frequency (RF) transceiver module. It includes a phase locked loop (PLL) chip for clock generation, an ADF4159 frequency synthesizer chip to generate the RF local oscillator signal, an ADAR7251 analog-to-digital converter (ADC) chip, and a STM32 microcontroller to control the system via a serial peripheral interface (SPI) bus. The module contains the necessary power supplies, filtering, and control signals to implement an RF transmitter and receiver.

Uploaded by

Karl Martin Aldueso
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

rad_ctrl rad_fe

DGND AGND
PLL_EN ASDMB-80.000

DGND CLK
+1.8VD +3.3VA +3.3VA

CE CE CP
LE LE
TRIGGER TRIGGER
level shifting CLK
ADF4159 DIVP
RX
DATA DIVN
TX
MUXOUT
BOOT
RFE_EN
~SS1
STM32F303xE TRX_120_01
EEPROM
+1.8VD +3.3VD +3.3VA

IF_Q_P
~SS2
IF_Q_N
CLK

SPI
MOSI
MISO IF_I_P
IF_I_N
~RESET
~CONV_START ADAR7251
DATA_READY
TIM1_CH4
SCLK

PPI
D[0..8]
FAULT

+5VD
GNDD
LDO +3.3VD LDO +1.8VD

+3.3VD
LDO +3.3VA

You might also like