Synchronous Buck PWM DC-DC Controller: Description Features
Synchronous Buck PWM DC-DC Controller: Description Features
kr
Description Features
The FP6321 is designed to drive two N-channel ● Operates from +5V or +12V
MOSFETs in a synchronous rectified buck topology. ● Drives Two Low Cost N-Channel MOSFETs
It provides the output adjustment, internal soft-start, ● Fast Transient Response
frequency compensation networks, monitoring and ● Simple Single-Loop Control Design
protection functions into a single package. ( Voltage-Mode PWM Control)
● Internal Soft-Start
The IC operating at fixed 300kHz frequency provides
● Over-Current Fault Monitor
simple, single feedback loop, voltage mode control
● SOP-8 Package
with fast transient response. The resulting PWM duty
● RoHS Compliant
ratio ranges from 0-100%.
The FP6321 features over current protection. The
output current is monitored by sensing the voltage Applications
drop across the RDS-ON of the low side MOSFET ● Motherboard
which eliminates the need for a current sensing ● Graphic Card
resistor. ● Telecomm Equipments
This device is available in SOP-8 package. ● High Power DC-DC Regulators
● Servers
P:Green
G:Green
Package Type
SO: SOP-8
FP6321-1.3 -FEB-2010 1
This pin provides bias voltage to the high side MOSFET Driver. A bootstrap circuit may be to create a BOOT
BOOT
voltage suitable to drive a standard N-Channel MOSFET.
Connect UGATE to the high side MOSFET gate. This pin is monitored by the adaptive shoot-through protection
UGATE
circuitry to determine when the high side MOSFET has turned off.
GND Ground.
Connect LGATE to the low side MOSFET gate. This pin is monitored by the adaptive shoot-through protection
LGATE
circuitry to determine when the high side MOSFET has turned off.
OCSET Shutdown Control and connect a resistance (ROCSET) for over current setting.
PHASE Connect the PHASE pin to the high side MOSFET source, and sensing converter’s input power.
FP6321-1.3 -FEB-2010 2
Block Diagram
FP6321-1.3 -FEB-2010 3
FP6321-1.3 -FEB-2010 4
Electrical Characteristics
(VCC=5V/12V, TA=25°C, unless otherwise specified)
Parameter Symbol Conditions Min Typ Max Unit
INPUT
ERROR AMPLIFIER
OSCILLATOR
GATE DRIVERS
VBOOT-VPHASE=12V,
Upper Gate Source IUGATE 300 500 mA
VUGATE-VPHASE=6V
VBOOT-VPHASE=12V,
Upper Gate Sink RUGATE 4 8 Ω
VUGATE-VPHASE=1V
Lower Gate Source ILGATE VCC=12V, VLGATE =6V 300 500 mA
PROTECTION
Note2:Guarantee by design.
FP6321-1.3 -FEB-2010 5
0.84 315
0.83 310
Reference Voltage (V)
0.82 305
Frequency (KHz)
0.81 300
0.80 295
0.79 290
0.78 285
0.77 280
0.76 275
0.75 270
-40 -20 0 20 40 60 80 -40 -20 0 20 40 60 80
O o
Junction Temperature ( C) Junction Temperature ( C)
Figure 4. Reference Voltage vs. Junction Temperature Figure 5. Frequency vs. Junction Temperature
100
VCC=12V
44 95 VIN=5V
VOUT=1.8V
OC Current Source (uA)
90
42
Efficiency (%)
85
40 80
75
38
70
65
36
60
-40 -20 0 20 40 60 80 0 2 4 6 8 10 12 14
o
Junction Temperature ( C) Output Current (A)
VCC
IOUT=15A VCC
IOUT=15A
VOUT
VOUT
IL
IL
Phase
Phase
FP6321-1.3 -FEB-2010 6
IOUT=0A IOUT=0A
VUGATE VUGATE
VLGATE
VPHASE VPHASE
VLGATE
Figure 10. Switching waveform (UGATE rising) Figure 11. Switching waveform (UGATE falling)
IOUT=15A IOUT=15A
VUGATE VUGATE
VLGATE VLGATE
VPHASE VPHASE
Figure 12. Switching waveform (UGATE rising) Figure 13. Switching waveform (UGATE falling)
VOUT
IL
Load switching Frequency=1kHz
VOUT Slew rate=2.5A/us
IOUT
FP6321-1.3 -FEB-2010 7
VCC VCC
IL
VOUT
VOUT
VPHASE
VPHASE
Figure 16. OCP using DC loading Figure 17. OCP using Dynamic loading
FP6321-1.3 -FEB-2010 8
Functional Description
Initialization A resistor (ROCSET), connected from OCSET pin to
the source of high side MOSFET and the drain of
The Power-On Reset (POR) function continually low side MOSFET to set the over-current triple
monitors the input supply voltage and the enable level. An internal 40uA (typical) current source
function. The POR monitors the bias voltage at the develops the voltage across the ROCSET. The
VCC pin and the input voltage (VIN) on the phase over-current setting equation is shown as below:
pin. After VCC power is ready, turning on the high
side MOS by pulse cycle. After high side MOS 40uA × ROCSET − 0.4V
turns on, the phase pin voltage is very close to VIN. IOCSET =
RDS−ON
The VIN power is ready by sensing the phase pin
voltage reaches 1.5V four times. Shutdown
Soft-Start Connecting a small transistor to OCSET pin and
pulling the OCSET voltage less than 0.15V can
The FP6321 features soft-start to limit inrush
shutdown the FP6321. At this condition, the
current and control the output voltage rise at
FP6321 is shutdown and high side and low side
start-up. The soft-start is accomplished by ramping
MOSFETS are turned off. The output is floating.
the internal reference input from 0V to 0.8V. The
soft-start interval is 3.5ms typical. Under-Voltage Protection
Over-Current Protection The under-voltage function monitors the FB voltage
to protection the converter against the output
The over-current function protects the converter a
short-circuit condition. The under- voltage threshold
shorted output by using the low side MOSFET
is 75% VREF. The UV has 20us triggered delay. The
on-resistance RDS-ON to monitor the current. This
FP6321 will always trigger Vin power sensing after
method enhances the converter’s efficiency and
4 times UV. The under- voltage protection is disable
reduces cost by eliminating a current sensing
during the soft-start interval.
resistor.
FP6321-1.3 -FEB-2010 9
Application Information
Introduction The ESR can be calculated from the following
formula.
The FP6321 integrated circuit is a synchronous
PWM controller, it operates over a wide input VRIPPLE
ESR =
voltage range. Being low cost, it is a very popular ΔIL
choice of PWM controller. This section will describe
the FP6321’s application suggestion. The operation An aluminum electrolytic capacitor's ESR value
and the design of this application will also be is related to the capacitance and its voltage
discussed in detail. rating. In most case, higher voltage electrolytic
capacitors have lower ESR values. Most of the
Design Procedures time, capacitors with much higher voltage ratings
may be needed to provide the low ESR values
This section will describe the steps to design required for low output ripple voltage.
synchronous buck system, and explains how to
construct basic power conversion circuits including b. The capacitor voltage rating should be at least
the design of the control chip functions and the basic 1.5 times greater than the output voltage, and
loop. often much higher voltage ratings are needed to
satisfy the low ESR requirements needed for low
(1) Synchronous buck converter output ripple voltage.
Since this is a buck output system, the first quantity (3) Output N-channel MOSFETs Selection
to be determined is the duty cycle value. The
formula calculated the PWM duty ratio, apply to the a. The current ability of the output N-channel
system which we propose to design: MOSFETs must be at least more than the peak
switching current IPK. The voltage rating VDS of
the N-channel MOSFETs should be at least 1.25
times the maximum input voltage. Choose the
low RDS-ON MOSFETs for reducing the
(2) Inductor Selection
conduction power loss. Choose the low CISS
To find the inductor value it is necessary to consider MOSFETs for reducing the switching loss. But
the inductor ripple current. Choose an inductor most of time, the two factors are trade-off.
which operated in continuous mode down to 10 Consider the system requirement and define the
percent of the rated output load: MOSFETs rating.
ΔIL = 2 x 10% x IO b. The MOSFETs must be fast (switch time) and
The inductor “L” value for this system is connected must be located close to the FP6321 using short
to be: leads and short printed circuit traces. In case of
a large output current, we must layout a copper
(VIN - VDS(sat) – VO) x
to reduce the temperature of these two
L≧ DMIN
MOSFETs.
ΔIL x fS
(4) Input Capacitor Selection
If the core loss is a problem, increasing the
inductance of L will be helpful. a. The RMS current rating of the input capacitor can
be calculated from the next page formula table.
(3) Output Capacitor Selection
b. This capacitor should be located close to the IC
a. The output capacitor is required to filter the output using short leads and the volt age rating should
noise and provide regulator loop stability. When be approximately 1.5 times the maximum input
selecting an output capacitor, the important voltage.
capacitor parameters are; the 100kHz Equivalent
Series Resistance (ESR), the RMS ripples current
rating, the voltage rating, and capacitance value.
For the output capacitor, the ESR value is the
most important parameter.
FP6321-1.3 -FEB-2010 10
Board Layout
FP6321-1.3 -FEB-2010 11
FP6321-1.3 -FEB-2010 12
Outline Information
SOP- 8 Package (Unit: mm)