0% found this document useful (0 votes)
127 views3 pages

Es Model Exam

This document contains a model examination for the subject EE8691/ES with questions pertaining to embedded systems. It is divided into three parts - Part A contains 10 multiple choice questions worth 2 marks each about concepts like DMA, challenges in embedded systems, RS232 vs RS485 protocols, bus standards, EDLCs, modeling approaches, context switching and real-time scheduling. Part B contains 5 questions worth 13 marks each about topics such as embedded system build process, communication protocols, design life cycles, hardware-software codesign, inter-process communication and RTOS features. Part C contains 1 question worth 15 marks about embedded system building process, processor architecture, and computational state models with examples.

Uploaded by

Aarun Arasan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
127 views3 pages

Es Model Exam

This document contains a model examination for the subject EE8691/ES with questions pertaining to embedded systems. It is divided into three parts - Part A contains 10 multiple choice questions worth 2 marks each about concepts like DMA, challenges in embedded systems, RS232 vs RS485 protocols, bus standards, EDLCs, modeling approaches, context switching and real-time scheduling. Part B contains 5 questions worth 13 marks each about topics such as embedded system build process, communication protocols, design life cycles, hardware-software codesign, inter-process communication and RTOS features. Part C contains 1 question worth 15 marks about embedded system building process, processor architecture, and computational state models with examples.

Uploaded by

Aarun Arasan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

ROHINI COLLEGE OF ENGINEERING AND TECHNOLOGY

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

MODEL EXAMINATION
SUB.CODE/NAME:EE8691/ ES DURATION-3 HOURS
DATE:16-06-2021 MAX.MARK:100
PART-A(10X2)
1. Define the terms (i) DMA (ii) Watch Dog Timer.
2. List out the challenges in building in an embedded system..
3. Differentiate between RS232 and RS485.
4. Define Bus and BAUD Rate .
5. What is EDLC? List the different phases in EDLC.
6. Define the following models (i) Object Oriented Model (ii)
Concurrent Model.
7. Point out the consequences of context switching.
8. How can a scheduling process be explained in real time?
9. Show the architectural hardware units needed in washing machine.
10. Analyze the major function of timer device in an Automotive application.
PART-B (5X13)
11. (a) (i)Explain the possible steps are involved in build process of embedded
control systems. (7)
(ii)Discuss In-Circuit Emulator and Watch dog Timer. (6)
(or)
(b) Describe the structural units of embedded processor. (13)

12. (a) Describe one type of serial communication bus with its communication
protocol. (13)
(or)
(b) (i) Explain how serial data communication is preferred in I2C bus and CAN
bus. (7)

(ii)What are the different I/O devices used in embedded systems. Explain it.

(6)

13. (a) Illustrate with functional description about the different phases of
Embedded Design Life Cycle Method.

(or)
(b) Explain the issues in Hardware and Software Co-Design. (13)

14. (a) Explain in detail about the Inter process Communication and Context
Switching. (13)
(or)
(b) Explain how the interrupt routines are handled by RTOS and illustrate the

features of µC/OS-II RTOS. (13)

15.(a) List various types of memories and the application of each in the following
systems: Automotive applications, Smart card, Washing machine. (13)
(or)
(b) Apply suitable hardware and software to develop the embedded system for
a smart card. (13)
PART-C (1X15)
16. (a) Explain (i) Building Process for Embedded System
(ii) Structural unit of Embedded Processor including Hardware and Software
Unit.
(or)

(b) Illustrate the following type of computational state model


(i) Data Flow Graph Type Model
(ii) State Diagram Type Model
(iii) Concurrent Process Model
(iv) Sequential Program Model with suitable example for each. (15)

You might also like