Scribd
Upload
14 views1 page

Fetch Decode Execute Cycle: Program Counter

The document describes the fetch, decode and execute cycle of a CPU. It involves fetching an instruction from memory using the program counter and address bus, decoding the instruction using an instruction decoder, and executing it using the arithmetic logic unit or accumulator.

Uploaded by

Shanice Thompson
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
14 views1 page

Fetch Decode Execute Cycle: Program Counter

The document describes the fetch, decode and execute cycle of a CPU. It involves fetching an instruction from memory using the program counter and address bus, decoding the instruction using an instruction decoder, and executing it using the arithmetic logic unit or accumulator.

Uploaded by

Shanice Thompson
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

Fetch Decode Execute Cycle

+1
Complete the diagram of the fetch, decode and execute
cycle below and label the different parts of the diagram.

Program Counter

Address Bus
Memory Address
Register (MAR)
ADD #6
Data
Memory Data
Bus
Register (MAR)

Main Memory

Current Instruction Current Instruction


Register (CIR)
Register (CIR)

Instruction
Op-code Operand
Decoder

Arithmetic
Accumulator
Logic Unit

CPU Components

You might also like