1

International Journal of Scientific & Engineering Research Volume 2, Issue 11, November-2011
ISSN 2229-5518

“Design of High Gain Folded-Cascode

Operational Amplifier Using 1.25 um CMOS
Technology”
Er. Rajni
Abstract This paper presents a design of the Folded-cascode operational amplifier using 1.25µm CMOS technology, which leads to high
gain as compared to a normal cascode circuit. The simulation of the cascode and folded cascode circuits is done using TSPICE simulation
tool and the LEVEL–2, 1.25 µm parameters are used. A complete analysis of the circuit is presented in this paper which shows how this
circuit leads to a high gain and resistance at output. A comparison between the cascode and Folded-Cascode op amps is described. We
have also described their simulated and calculated results comparison individually. This paper provides a considerable insight into the
overall operation and advantages of the folded-cascode circuit. This design overcomes some limitations and drawbacks of the various
previously presented described architectures.

Index Terms Operational amplifier, complementary metal-oxide semiconductor, common-mode range, input common-mode range,
power-supply rejection ratio.

——————————  ——————————
1 INTRODUCTION digital (A/D) and digital-to-analog (D/A) converters, input

T
and output signal buffers, and many more, and to compare its
he design of op amps continues to pose a challenge as
some of the performance parameters with the two-stage
the supply voltage and transistor channel length scale
cascode op-amp by designing cascode op-amp for the almost
down with each generation of CMOS technologies.
same specifications.
Operational amplifiers are the amplifier (controlled sources)
The paper is organized as follows: in section-2 we present
that has sufficiently high gain so that when negative
all the configurations for simulating and measuring the above
feedback is applied, the closed loop transfer function is specified and many other characteristics. The section-3 gives
practically independent of the gain of the op amp. This conclusion of this paper.
principle has been exploited to develop many useful analog
circuits and systems. The primary requirement of an op amp
is to have an open-loop gain that is sufficiently large to 2 CASCODE STAGE
implement the negative feedback concept. As we know the input signal of a common-gate stage may
Different architectures have been used [10],[11],[12],[13] to be a current and also that in the common-source
obtain high gain bandwidth, output resistance and power- arrangement a transistor converts a voltage signal to a
supply rejection. Two-stage Cascode op amps circuits are current signal. The cascade of a CS stage and a CG stage is
widely used in circuit designs at places where high gain and called a ‘cascode’ topology, which provides many useful
high output impedances are required. Folded cascade gives properties. Fig.2.1 shows the basic configuration: M1
better performance even than the cascode op amp circuit. generates a small signal drain current that is proportional to
These architectures have been compared, using TSPICE Vin and M2 simply routes the current to RD . We call M1 the
simulations, in this paper along with drawbacks and
advantages of each. input device and M2 the cascode device. Note that in this
The difference between an Operational Transconductance example, M1 and M2 carry equal currents. As we describe
Amplifier (OTA) and an Operational Amplifier (Op-Amp) is the attributes of the circuit in this section, many advantages
that the op-amp has got an output buffer so that it is able to of the cascode topology over a simple Common-Source
drive resistive loads. An OTA can only drive capacitive loads. stage become evident. [Razavi, design of Analog CMOS
Our goal is the design analysis and simulation of a High Integrated Circuits]
Gain Folded-Cascode Op Amp using CMOS process in order
to use it in wide applications ([7],[14],[17],18]) like in the
design of high-order filters, signal amplifiers, analog-to-

————————————————
 Author is currently working as Assistant Professor at JCDM college of
Engg., Sirsa(Hry), India. E-mail: [email protected]

IJSER © 2011
http://www.ijser.org
 2
International Journal of Scientific & Engineering Research Volume 2, Issue 11, November-2011
ISSN 2229-5518

Figure.3.1 Two-stage Cascode op amp

3.1 Specifications

Figure.2.1 Cascode stage 1. VDD  VSS =2.5V

2. Slew rate = 5V/ s with a 50 pF load
3. GB = 10MHZ with a 10 pF load
4. Av  5000V/V
5. ICMR = -1 to +1.5V
6. Output swing =  1.5 V

3.2 Design Equations to be used:

I out
1. Slew rate = (1)
CL
g  g  g m8 
2. GB  m1 m 6 (2)
2 g m3C L

g m1  g m 6  g m8 
3. Av    RII (3)
g m3  2 
Figure.2.2 Input-output characteristics of a cascode stage

4. Positive CMR
3 DESIGN APPROACH OF THE TWO-STAGE CASCODE
I 
OP-AMP Vin (max)  VDD   5  | VTO3 | (max)  VT 1 (min)
 3 
(4)

5. Negative CMR
1/ 2
I 
Vin min   VSS  VDS 5 sat    5   VT 1 (max) (5)
 1 
IJSER © 2011
http://www.ijser.org
 3
International Journal of Scientific & Engineering Research Volume 2, Issue 11, November-2011
ISSN 2229-5518

6. g m  2  K ' N , P  S N , P  I D (6) 4 DESIGN APPROACH FOR THE FOLDED-CASCODE OP-

AMP
7. g ds  I D (7)

8. rds  1 / I D (8)

2 I DS
9. V DS ( sat )  (9)


10. The overall gain of the input stage is

AvI  g m 2 / g m 4  g m1 / g m3 (10)

11. The gain of second stage is

 g  g m8 
AvII   m 6  RII (11)
 2  Figure 4.1 Proposed folded cascode op amp

4.1 Spesifications For the Design:

Where
RII is given by
1. Power Supply, VDD  VSS  2.5V
RII  g m7 rds7 rds6  g m12rds12rds11  (12) 2. Slew rate (SR) = 10V/ S
3. Load capacitance, C L = 10pF
therefore
Av  g m1 / 2 g m 4 g m6  g m8 kRII (13) 4. Output Voltage Swing ( Vout (swing)) =  2V
5. Gain Bandwidth (GB) = 10MHz
TABLE 4.1. TRANSISTOR SIZING OF THE TWO-STAGE CASCODE OP 6. Input Common-Mode Voltage Range (ICMR) = -
AMP CIRCUIT OF FIG.4.3 1.5V to +2.5V
Av 
7. Differential Voltage Gain ( ) 5000V/V
Sr. (W/L) ratios Transistor widths
No. 8. Power Dissipation  5mW
1. S1 = S 2 = 25 W1  W2  31.25 4.2 Design Equations to be used:
2. S 3 = S 4 =30.36 W3  W4  38
3. S 5 =15 W5  18.75 I3
1. Slew rate =
4 S 6  S 7  S 8  76 W6  W7  W8  95 CL
2. Bias currents in output cascodes, avoiding zero currents
5. S 9  S10  S11  S12  W9  W10  W11  W12  in cascodes
31.61 =39.51 I 4  I 5  1.2I 3to1.5I 3
6. S13 =20 W13  25
7. S14  S15 =76 W14  W15  95 3. Using maximum output voltage, vout max 
2I 5 2I
S5  ' 2
, S 7  ' 72 (14)
K PVSD5 K PVSD7

IJSER © 2011
http://www.ijser.org
 4
International Journal of Scientific & Engineering Research Volume 2, Issue 11, November-2011
ISSN 2229-5518

VDD  Vout min  10. Power dissipation

VSD5 sat   VSD7 sat   (15) Pdiss  VDD  VSS I 3  I12  I10  I11  (25)
2

LetS 4  S14  S 5 and S13  S 6  S 7 (16) 11.Positive CMR

I 
Vin (max)  VDD   5  | VTO3 | (max)  VT 1 (min)
4. Using minimum output voltage, Vout min   3 
Vout min  | VSS |
VDS 9 sat   VDS11 sat   (17) 12. Negative CMR
2 1/ 2
I 
Vin min   VSS  VDS 5 sat    5   VT 1 (max)
 1 
2 I11 2I 9
S11  , S9  (18)
K NV 2 DS11
'
K N V 2 DS 9
'

13. R9  g m9 rds9 rds11 (26)

Let S10  S11 and S 8  S 9 (19)
14. The second stage resistance is
5. Self-bias cascade
1  1 1 
RII  R9 g m 7 (27)
R1  VSD14 sat  \ I14 and R2  VDS 8 sat  \ I 6 g ds7  g ds2 g ds5 

(20)
1  1 1 
g RII  g m9 rds9 rds11 g m 7
6. GB  ml g ds7  g ds2 g ds5 
CL
(28)
g 2 ml GB 2 C 2 L
S1  S 2  '  (21)
K N I3 K 'N I3 15. The small-signal voltage gain is given by

7. Using minimum input CM  2k 

Av    g mI RII (29)
 2  2k 
2
2I  I3 
S 3  ' 3 Vin min   VSS   VT 1 
K N  K ' N S1  R9 g ds2  g ds4 
(22) where k
g m 7 rds7
8. Using maximum input CM
S4 and S5 must meet or exceed the requirement of step 16. g m  2  K ' N , P  S N , P  I D
3

S 4  S5 
2I 4
(23) 17. g ds  I D
K '
P VDD  Vin max   VT 1 
18. rds  1 / I D
9. Differential voltage gain
vout  g m1 g m2   2k 
    RII    g m1 RII 2 I DS
vin  2 21  k    2  2k  19. V DS ( sat ) 

(24)

IJSER © 2011
http://www.ijser.org
 5
International Journal of Scientific & Engineering Research Volume 2, Issue 11, November-2011
ISSN 2229-5518

The following table shows the comparison between the

TABLE 4.2.1 TRANSISTOR SIZING OF THE PROPOSED FOLDED performance parameters taken in specifications for the
CASCODE OP AMP CIRCUIT OF FIG. 4.1 design and that resulted after simulations of the Folded
Sr. (W/L) ratios Transistor widths Cascode Op Amp.
No V / m ) (
m )
( TABLE.5.4. RESULTS FOR THE FOLDED CASCODE OP-AMP
1. S1  S 2  62.45 W1  W2  78.1 Sr.No. Performance Specifications Simulated
2. S 3 = 140.5 W3  175.6 parameters Results
3. S 4  S 5  S14 =152 W4  W5  W14  23.75 1. Voltage Gain >5000 6053
(V/V)
4. S 6  S 7  S13  W6  W7  W13  38 2. Unity Gain 10 MHz 8 MHz
30.36
Frequency
5. S8  S 9  S10  S11  W
638 .
22W9  W10  W11  79.025
(MHz)
=63.22 =79.025
3. ICMR (V) -1.5V to +2.5V -1.0V to
6. S12 = 175.63 W12  219.53
2.5V
7. S15 = 62.45 W15  78.1
4. PSRR (dB) 60dB 55dB
5. Output  2V -2.3V to
5 SIMULATION RESULTS Swing (V) +2.0V
For simulating the proposed cascode and the folded cascode
6. Slew Rate 10 V/us 8.55V/us
Op-Amp topologies in TSPICE, 1.25m CMOS technology
(V/us)
parameters [TSPICE model ml2_125] taken for NMOS and
PMOS transistors are as mentioned in Table.5.1 and
Table.5.2.
TABLE.5.1 PARAMETERS OF NMOS 5.1 Simulated Waveforms of Folded Cascode Op Amp
Parameter Value The performance evaluation of the cascode and folded
cascode op amps has been carried out, with the proposed
VTO 0.622490 circuits, having the loading capacitance of 10 pF , dual
voltage supply of  2.5V and using the CMOS 1.25m
Kn 63.266
technology. For comparison, the transistors used in op amps
GAMMA 0.639243 have been sized for almost same specifications.
Simulated results show that this op amp exhibits high DC
PHI 0.31 gain, improved ICMR. The typical values for DC gain is of
the order of 6.035KV / V , ICMR is of the order of -1.0V to
LAMBDA 0.02
2.5Vand unity gain bandwidth of the order of 8MHz have
been obtained.
TABLE.5.2 PARAMETERS OF PMOS
Simulated results waveforms
Parameter Value
1 ICMR MEASUREMENT:
VTO -0.63025

Kp 26.354

GAMMA 0.618101

PHI 0.541

LAMBDA 0.02

IJSER © 2011
http://www.ijser.org
 6
International Journal of Scientific & Engineering Research Volume 2, Issue 11, November-2011
ISSN 2229-5518

(3)

(1) 4. PSRR MEASUREMENT:

2. AC RESPONSE MEASUREMENT: A small sinusoidal voltage is inserted in series with

VDD (VSS ) to measure PSRR+ (PSRR-). Here we are
inserting a small ac voltage of 1V. We get PSRR of 55dB.

(2) (4)
Figure 5.1 Simulated Waveforms of Folded Cascode Op Amp
3. SLEW RATE MEASUREMENT:

The slew rate is calculated by changing the inputs of the op

amp to pulsed, and measuring the slope at the differential
output of the op amp. The slope of the output at the rising
edge gives the positive slew rate of the amplifier, and the
slope of the output at the falling edge gives the negative
slew rate of the amplifier. The positive slew rate of the
designed amplifier is 8.55 V / s and the negative slew
rate is 6.72 V / s
.

IJSER © 2011
http://www.ijser.org
 7
International Journal of Scientific & Engineering Research Volume 2, Issue 11, November-2011
ISSN 2229-5518

5.2 Simulated Results and Waveforms of Cascode

Op-Amp
TABLE 5.5. RESULTS FOR THE TWO STAGE CASCODE OP-AMP

Sr.No. Performance Specifications Simulated

parameters Results
1. Voltage Gain >5000 V/V 4800 V/V
(V/V)
2. Unity Gain 10 MHz 9.5 MHz
Bandwidth
(MHz)
3. ICMR (V) -1.0V to +1.5V -0.0 to 0.5V (2)
4. PSRR (dB) 60dB 25dB 3. TRANSIENT RESPONSE MEASUREMENT:
5. Output Swing  2V -2.5V to
(V) +2.4V
6. Slew Rate (V/us) 10 V/us 8.33V/us

1. INPUT COMMON MODE RANGE

MEASUREMENT:

(3)
4. PSRR MEASUREMENT:

(1)

2. AC RESPONSE MEASUREMENT:

(4)
Figure 5.1 Simulated Waveforms of Cascode Op Amp

IJSER © 2011
http://www.ijser.org
 8
International Journal of Scientific & Engineering Research Volume 2, Issue 11, November-2011
ISSN 2229-5518

5.3 Comparison PMOS for proper operation and also finding different gains,
The comparison of the design and simulations of the two- currents in all the branches, resistances shown in circuits.
stage cascode and the folded cascode op amps can be sum But after careful analysis of simulation and designing at
up in the table below. different points, the goal was achieved. The op amp fulfills
all the other requirements with a good margin and has been
TABLE 5.3. COMPARISON RESULTS BETWEEN CASCODE AND simulated for worst cases.
FOLDED CASCODE OP-AMPS Therefore the proposed folded cascode op amp exhibits the
S.No. Parameter Two-stage Folded cascode following advantages over the two-stage cascode op amps:
cascode op- op-amp
amp  Improved DC gain
1. Voltage Low (4721 High  Improved ICMR
Gain V/V) (6053V/V)  Better PSRR

2. ICMR Low (-0.0 to Very High (-

0.5V) 1.0V to 2.5V) REFERENCES
3. PSRR Very Low High (60dB)
(25dB)
4. Output Low (8.5 High (130 M ) [1] M. Banu, J. M. Khoury, and Y. Tsividis, ―Fully Differential
Operational amplifier with Accurate Output Balancing,‖ IEEE
Resistance M ) Journal of Solid State circuits, Vol. 23, No. 6, pp. December
1990.
[2] B. G. Song, 0. J. Kwon, I. K.Chang, H. J. SONG and K. D.
6 CONCLUSION Kwack,‖A 1.8V Self-Biased Complementary Folded-Cascode
Amplifier‖, IEEE J. Solid State circuits pg. No. 63-65, 1999.
This paper presents design analysis of the Folded-cascode [3] Bazes, "Two novel fully complementary self- biased CMOS
amplifier using 1.25 µm CMOS technology. Initially our differential amplifiers", IEEE J. of Solid-state Circuits, vol 26,
work describes the design of two-stage cascode op amp No 2, pp. 165-168, Feb. 1990.
using the same i.e. 1.25 µm technology and then to overcome [4] E. Sacking and W. Guggenbuhi, "High-swing, high-
some of the limitations of the cascode op amp we have impedance MOS cascode circuit", IEEE J. of Solid-state
designed a high gain folded-cascode op amp which provides Circuits, vol 25, No 1, pp. 289-298, Feb. 1991.
a high output resistance which leads to high gain as [5] R. E. Vallee and E. I. El-Masry, "A very high-frequency CMOS
compared to a normal cascode circuit. The simulation of the complementary folded cascode amplifier," IEEE J. of Solid-
cascode and folded cascode circuits is done using TSPICE state Circuits, vo1.29, no. 2, pp. 130-133, Feb. 1994.
simulation tool and the LEVEL–2, 1.25 µm parameters are [6] Pradeep Mandal and V. Visvanathan, "A self-biased high
used. A complete analysis of the circuit is presented in this performance folded cascode Op-Amp", IEEE 10th
thesis which shows how this circuit leads to a high gain and International Conference on VLSI Design, pp.429-434, Jan.,
high resistance at output. A comparison between the 1997.
cascode and Folded-Cascode op amps is described. We have [7] Olivera-Romero and Silva-Martinez, ―A folded-cascode OTA
also described their simulated and calculated results based on complementary differential pairs for HF
comparison individually. This paper provides a applications,‖ Design of Mixed-Mode Integrated Circuits
considerable insight into the overall operation and Design and Applications, pp. 57–60, Jul. 1999.
advantages of the folded-cascode circuit. This design [8] Roewer and Kleine, ―A novel class of complementary folded
overcomes various limitations and drawbacks of the various cascode opamps for low-voltage,‖ IEEE J. Solid-
previously presented described architectures. State Circuits, vol. 37, no. 8, pp. 1080–1086, Aug. 2002.
In this paper, a folded cascode op amp has been designed in [9] Yan and Allstot, ―Considerations for fast settling operational
1.25m CMOS technology. This op amp structure is used amplifiers,‖ IEEE Trans. Circuits Syst., vol. 37, no. 3, pp.
for many applications. Simulated results show that this op 326–334, Mar. 1990.
amp exhibits high DC gain, improved PSRR and ICMR and [10] Milton Wilcox, "High Frequency CMOS switched capacitor
large output voltage swing. The typical values for DC gain is filters for communications applications ", IEEE Journal of
of the order of 6.035KV / V , ICMR is of the order of -1.0V Solid State Circuits, vol. SC-18, No. 6, December 1983.
to 2.5V, PSRR is  55dB , output swing is of the order of - [11] P. Naus et al. , "A CMOS stereo 16-bit convertor for digital
2.3V to +2.0V, unity gain bandwidth of the order of 8MHz audio", IEEE J. Solid State Circuits, vol. SC-22, no. 3, 1987, pp.
and slew-rate of 8.55V / s have been obtained. Most 390-395.
difficult part in this design was optimization of NMOS and [12] S.H. Lewis and P.R. Gray, "A pipelined 5-Msamples 9-bit
IJSER © 2011
http://www.ijser.org
 9
International Journal of Scientific & Engineering Research Volume 2, Issue 11, November-2011
ISSN 2229-5518

analogto-digital conVertor", IEEE J. Solid State Circuits, vol. no. 14-17.

SC-22, no. 6, 1987, pp. 954-961. [17] Analog IC Design Project ―Folded Cascode Operational
[13] S. Wong and C.A.T. Salama, "Impact of scaling on MOS Amplifier‖ submitted by Rahul Prakash 12/06/04.
analog performance", IEEE J. Solid State Circuits, vol. SC-18,
no. 1, 1983, pp.106-114. [18] B. G. Song, 0. J. Kwon, I. Caching, H. J. SONG and K. D.
[14] R.G. Eschuzier, L.P.T. Kerklaan, and J.H.Huising, ―A 100 Kwack,‖A 1.8V Self-Biased Complimentary Folded Cascode
MHz 100dB Operational Amplifier with Multipath Nested Amplifier‖, IEEE, AP-ASIC ’99,pp-63-65, 1999.
Miller Compensation, ―IEEE J. of Solid State Circuits, [19] http://metalab.uniten.edu.my/~./microe/files/OPAMP_
vol.27,pp.1709-1717, Dec. 1992. ADV.pdf
[15] Ziazadeh, H.T. Ng, and D.J.Allstot, ―A Multistage Amplifier [20] M. Loulou, S. Ait Ali, M. Fakhfakh, and N. Masmoudi ―An
Topology with Embedded Tracking Compensation, ―CICC Optimized methodology to Design CMOS Operational
proc.,pp.361-364,May 1998. Amplifier‖, IEEE journal ,pg. No. 14-17,2002
[16] M. Loulou, S. Ait Ali, M. Fakhfakh, and N. Masmoudi [21] CMOS Operational Amplifier‖, IEEE journal ,pg. No. 14-
Laboratoire d’Electronique et des Technologies de 17,2002
l’Information, LETI. National Engineering School of Sfax
Tunisia..,‖ An Optimized Methodology to Design CMOS
Operational Amplifier‖ IEEE J. Solid State Circuits, 2002, pp.

IJSER © 2011
http://www.ijser.org