M 24AA256/24LC256

256K I2C™CMOS Serial EEPROM

DEVICE SELECTION TABLE PACKAGE TYPE
PDIP
Part VCC Max Clock Temp
Number Range Frequency Ranges A0 1 8 Vcc
24AA256 1.8-5.5V 400 kHz† I

24xx256
A1 2 7 WP
24LC256 2.5-5.5V 400 kHz‡ I, E
† 100 A2 3 6 SCL
kHz for VCC < 2.5V.
‡ 100 kHz for E temperature range.
Vss 4 5 SDA
FEATURES
• Low power CMOS technology
SOIC
- Maximum write current 3 mA at 5.5V 1 8
A0 VCC
- Maximum read current 400 µA at 5.5V

24xx256
- Standby current 100 nA typical at 5.5V A1 2 7 WP
• 2-wire serial interface bus, I2C compatible A2 3 6 SCL
• Cascadable for up to eight devices
VSS 4 5 SDA
• Self-timed ERASE/WRITE cycle
• 64-byte page-write mode available
• 5 ms max write-cycle time
• Hardware write protect for entire array BLOCK DIAGRAM
• Schmitt trigger inputs for noise suppression
• 100,000 erase/write cycles guaranteed A0…A2 WP
HV GENERATOR
• Electrostatic discharge protection > 4000V
• Data retention > 200 years
• 8-pin PDIP and SOIC (208 mil) packages
• Temperature ranges: I/O MEMORY
EEPROM
CONTROL CONTROL XDEC
- Industrial (I): -40°C to +85°C LOGIC LOGIC
ARRAY

- Automotive (E): -40°C to +125°C PAGE LATCHES

DESCRIPTION I/O
SCL
YDEC
The Microchip Technology Inc. 24AA256/24LC256
(24xx256*) is a 32K x 8 (256K bit) Serial Electrically SDA
Erasable PROM, capable of operation across a broad
voltage range (1.8V to 5.5V). It has been developed for VCC
advanced, low power applications such as personal SENSE AMP
VSS
communications or data acquisition. This device also R/W CONTROL
has a page-write capability of up to 64 bytes of data.
This device is capable of both random and sequential
reads up to the 256K boundary. Functional address
lines allow up to eight devices on the same bus, for up
to 2 Mbit address space. This device is available in the
standard 8-pin plastic DIP, and 8-pin SOIC (208 mil)
packages.

I2C is a trademark of Philips Corporation.

*24xx256 is used in this document as a generic part number for the 24AA256/24LC256 devices.

 1998 Microchip Technology Inc. DS21203C-page 1

24AA256/24LC256
1.0 ELECTRICAL TABLE 1-1 PIN FUNCTION TABLE
CHARACTERISTICS Name Function
1.1 Maximum Ratings* A0, A1, A2 User Configurable Chip Selects
VCC.................................................................................................7.0V VSS Ground
All inputs and outputs w.r.t. VSS ............................. -0.6V to VCC +1.0V SDA Serial Data
Storage temperature ...................................................-65°C to +150°C
Ambient temp. with power applied...............................-65°C to +125°C SCL Serial Clock
Soldering temperature of leads (10 seconds) ...........................+300°C
ESD protection on all pins .................................................................≥ 4 kV WP Write Protect Input
*Notice: Stresses above those listed under “Maximum Ratings” may VCC +1.8 to 5.5V (24AA256)
cause permanent damage to the device. This is a stress rating only and
functional operation of the device at those or any other conditions +2.5 to 5.5V (24LC256)
above those indicated in the operational listings of this specification is
not implied. Exposure to maximum rating conditions for extended peri-
ods may affect device reliability.

TABLE 1-2 DC CHARACTERISTICS

All parameters apply across the Industrial (I): VCC = +1.8V to 5.5V Tamb = -40°C to +85°C
specified operating ranges unless Automotive (E): VCC = +4.5V to 5.5V Tamb = -40°C to 125°C
otherwise noted.
Parameter Symbol Min Max Units Conditions
A0, A1, A2,
SCL, SDA, and WP pins:
High level input voltage VIH 0.7 VCC — V
Low level input voltage VIL — 0.3 VCC V Vcc ≥ 2.5V
0.2 VCC V Vcc < 2.5V
Hysteresis of Schmitt Trigger VHYS 0.05 VCC — V VCC ≥ 2.5V (Note)
inputs (SDA, SCL pins)
Low level output voltage VOL — 0.40 V IOL = 3.0 mA @ VCC = 4.5V
IOL = 2.1 mA @ VCC = 2.5V
Input leakage current ILI -10 10 µA VIN = VSS or VCC, WP = VSS
VIN = VSS or VCC, WP = VCC
Output leakage current ILO -10 10 µA VOUT = VSS or VCC
Pin capacitance CIN, COUT — 10 pF VCC = 5.0V (Note)
(all inputs/outputs) Tamb = 25˚C, fc= 1 MHz
Operating current ICC Write — 3 mA VCC = 5.5V
ICC Read — 400 µA VCC = 5.5V, SCL = 400 kHz
Standby current ICCS — 1 µA SCL = SDA = VCC = 5.5V
A0, A1, A2, WP = VSS
Note: This parameter is periodically sampled and not 100% tested.

FIGURE 1-1: BUS TIMING DATA

TF THIGH VHYS TR

SCL
TSU:STA
TLOW THD:DAT TSU:DAT TSU:STO
SDA
THD:STA
IN TSP

TBUF
TAA
SDA
OUT

WP (protected) THD:WP
TSU:WP
(unprotected)

DS21203C-page 2  1998 Microchip Technology Inc.

 24AA256/24LC256
TABLE 1-3 AC CHARACTERISTICS
All parameters apply across the spec- Industrial (I): VCC = +1.8V to 5.5V Tamb = -40°C to +85°C
ified operating ranges unless other- Automotive (E): VCC = +4.5V to 5.5V Tamb = -40°C to 125°C
wise noted.
Parameter Symbol Min Max Units Conditions
Clock frequency FCLK — 100 kHz 4.5V ≤ VCC ≤ 5.5V (E Temp range)
— 100 1.8V ≤ VCC ≤ 2.5V
— 400 2.5V ≤ VCC ≤ 5.5V
Clock high time THIGH 4000 — ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
4000 — 1.8V ≤ VCC ≤ 2.5V
600 — 2.5V ≤ VCC ≤ 5.5V
Clock low time TLOW 4700 — ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
4700 — 1.8V ≤ VCC ≤ 2.5V
1300 — 2.5V ≤ VCC ≤ 5.5V
SDA and SCL rise time TR — 1000 ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
(Note 1) — 1000 1.8V ≤ VCC ≤ 2.5V
— 300 2.5V ≤ VCC ≤ 5.5V
SDA and SCL fall time TF — 300 ns (Note 1)
START condition hold time THD:STA 4000 — ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
4000 — 1.8V ≤ VCC ≤ 2.5V
600 — 2.5V ≤ VCC ≤ 5.5V
START condition setup time TSU:STA 4700 — ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
4700 — 1.8V ≤ VCC ≤ 2.5V
600 — 2.5V ≤ VCC ≤ 5.5V
Data input hold time THD:DAT 0 — ns (Note 2)
Data input setup time TSU:DAT 250 — ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
250 — 1.8V ≤ VCC ≤ 2.5V
100 — 2.5V ≤ VCC ≤ 5.5V
STOP condition setup time TSU:STO 4000 — ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
4000 — 1.8V ≤ VCC ≤ 2.5V
600 — 2.5V ≤ VCC ≤ 5.5V
WP setup time TSU:WP 4000 — ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
4000 — 1.8V ≤ VCC ≤ 2.5V
600 — 2.5V ≤ VCC ≤ 5.5V
WP hold time THD:WP 4700 — ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
4700 — 1.8V ≤ VCC ≤ 2.5V
1300 — 2.5V ≤ VCC ≤ 5.5V
Output valid from clock TAA — 3500 ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
(Note 2) — 3500 1.8V ≤ VCC ≤ 2.5V
— 900 2.5V ≤ VCC ≤ 5.5V
Bus free time: Time the bus must be TBUF 4700 — ns 4.5V ≤ VCC ≤ 5.5V (E Temp range)
free before a new transmission can 4700 — 1.8V ≤ VCC ≤ 2.5V
start 1300 — 2.5V ≤ VCC ≤ 5.5V
Output fall time from VIH TOF 10 250 ns CB ≤ 100 pF (Note 1)
minimum to VIL maximum
Input filter spike suppression TSP — 50 ns (Notes 1 and 3)
(SDA and SCL pins)
Write cycle time (byte or page) TWC — 5 ms
Endurance 100,000 — cycles 25°C, VCC = 5.0V, Block Mode (Note 4)
Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum
300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
3: The combined TSP and VHYS specifications are due to new Schmitt trigger inputs which provide improved noise spike
suppression. This eliminates the need for a TI specification for standard operation.
4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific application, please
consult the Total Endurance Model which can be obtained on Microchip’s BBS or website.

 1998 Microchip Technology Inc. DS21203C-page 3

24AA256/24LC256
2.0 PIN DESCRIPTIONS 4.0 BUS CHARACTERISTICS
The following bus protocol has been defined:
2.1 A0, A1, A2 Chip Address Inputs
• Data transfer may be initiated only when the bus is
The A0, A1, A2 inputs are used by the 24xx256 for not busy.
multiple device operation. The levels on these inputs • During data transfer, the data line must remain
are compared with the corresponding bits in the slave stable whenever the clock line is HIGH. Changes
address. The chip is selected if the compare is true. in the data line while the clock line is HIGH will be
Up to eight devices may be connected to the same bus interpreted as a START or STOP condition.
by using different chip select bit combinations. If left Accordingly, the following bus conditions have been
unconnected, these inputs will be pulled down defined (Figure 4-1).
internally to VSS.
4.1 Bus not Busy (A)
2.2 SDA Serial Data
Both data and clock lines remain HIGH.
This is a bi-directional pin used to transfer addresses
and data into and data out of the device. It is an open- 4.2 Start Data Transfer (B)
drain terminal, therefore, the SDA bus requires a pull-
up resistor to VCC (typical 10 kΩ for 100 kHz, 2 kΩ for A HIGH to LOW transition of the SDA line while the
400 kHz) clock (SCL) is HIGH determines a START condition. All
commands must be preceded by a START condition.
For normal data transfer SDA is allowed to change only
during SCL low. Changes during SCL high are reserved 4.3 Stop Data Transfer (C)
for indicating the START and STOP conditions.
A LOW to HIGH transition of the SDA line while the
2.3 SCL Serial Clock clock (SCL) is HIGH determines a STOP condition. All
operations must end with a STOP condition.
This input is used to synchronize the data transfer from
and to the device. 4.4 Data Valid (D)

2.4 WP The state of the data line represents valid data when,
after a START condition, the data line is stable for the
This pin can be connected to either VSS, VCC or left duration of the HIGH period of the clock signal.
floating. An internal pull-down on this pin will keep the
The data on the line must be changed during the LOW
device in the unprotected state if left floating. If tied to
period of the clock signal. There is one bit of data per
VSS or left floating, normal memory operation is
clock pulse.
enabled (read/write the entire memory 0000-7FFF).
Each data transfer is initiated with a START condition
If tied to VCC, WRITE operations are inhibited. Read
and terminated with a STOP condition. The number of
operations are not affected.
the data bytes transferred between the START and
STOP conditions is determined by the master device.
3.0 FUNCTIONAL DESCRIPTION
4.5 Acknowledge
The 24xx256 supports a bi-directional 2-wire bus and
data transmission protocol. A device that sends data Each receiving device, when addressed, is obliged to
onto the bus is defined as a transmitter, and a device generate an acknowledge signal after the reception of
receiving data as a receiver. The bus must be con- each byte. The master device must generate an extra
trolled by a master device which generates the serial clock pulse which is associated with this acknowledge
clock (SCL), controls the bus access, and generates bit.
the START and STOP conditions while the 24xx256
Note: The 24xx256 does not generate any
works as a slave. Both master and slave can operate as
acknowledge bits if an internal program-
a transmitter or receiver, but the master device deter-
ming cycle is in progress.
mines which mode is activated.
A device that acknowledges must pull down the SDA
line during the acknowledge clock pulse in such a way
that the SDA line is stable LOW during the HIGH period
of the acknowledge related clock pulse. Of course,
setup and hold times must be taken into account. Dur-
ing reads, a master must signal an end of data to the
slave by NOT generating an acknowledge bit on the last
byte that has been clocked out of the slave. In this case,
the slave (24xx256) will leave the data line HIGH to
enable the master to generate the STOP condition.

DS21203C-page 4  1998 Microchip Technology Inc.

 24AA256/24LC256
FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS

(A) (B) (D) (D) (C) (A)

SCL

SDA

START ADDRESS OR DATA STOP

CONDITION ACKNOWLEDGE ALLOWED CONDITION
VALID TO CHANGE

FIGURE 4-2: ACKNOWLEDGE TIMING

Acknowledge
Bit

SCL 1 2 3 4 5 6 7 8 9 1 2 3

SDA Data from transmitter Data from transmitter

Transmitter must release the SDA line at this point Receiver must release the SDA line at this point
allowing the Receiver to pull the SDA line low to so the Transmitter can continue sending data.
acknowledge the previous eight bits of data.

 1998 Microchip Technology Inc. DS21203C-page 5

24AA256/24LC256
5.0 DEVICE ADDRESSING FIGURE 5-1: CONTROL BYTE FORMAT
A control byte is the first byte received following the Read/Write Bit
start condition from the master device (Figure 5-1). The
control byte consists of a 4-bit control code; for the Chip Select
24xx256 this is set as 1010 binary for read and write Control Code Bits
operations. The next three bits of the control byte are
the chip select bits (A2, A1, A0). The chip select bits S 1 0 1 0 A2 A1 A0 R/W ACK
allow the use of up to eight 24xx256 devices on the
same bus and are used to select which device is
Slave Address
accessed. The chip select bits in the control byte must
correspond to the logic levels on the corresponding A2, Start Bit Acknowledge Bit
A1, and A0 pins for the device to respond. These bits
are in effect the three most significant bits of the word
address. 5.1 Contiguous Addressing Across
The last bit of the control byte defines the operation to Multiple Devices
be performed. When set to a one a read operation is
selected, and when set to a zero a write operation is The chip select bits A2, A1, A0 can be used to expand
selected. The next two bytes received define the the contiguous address space for up to 2 Mbit
address of the first data byte (Figure 5-2). Because by adding up to eight 24xx256's on the same bus. In
only A14…A0 are used, the upper address bit is a don’t this case, software can use A0 of the control byte as
care bit. The upper address bits are transferred first, fol- address bit A15; A1, as address bit A16; and A2, as
lowed by the less significant bits. address bit A17. It is not possible to read or write
across device boundaries.
Following the start condition, the 24xx256 monitors the
SDA bus checking the control byte being transmitted.
Upon receiving a 1010 code and appropriate device
select bits, the slave device outputs an acknowledge
signal on the SDA line. Depending on the state of
the R/W bit, the 24xx256 will select a read or write
operation.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS

CONTROL BYTE ADDRESS HIGH BYTE ADDRESS LOW BYTE

A A A A A A A A A A A A
1 0 1 0 1 0 R/W X • • • • • •
2 14 13 12 11 10 9 8 7 0

CONTROL CHIP
CODE SELECT
BITS X = Don’t Care Bit

DS21203C-page 6  1998 Microchip Technology Inc.

 24AA256/24LC256
6.0 WRITE OPERATIONS 6.2 Page Write

6.1 Byte Write The write control byte, word address, and the first data
byte are transmitted to the 24xx256 in the same way as
Following the start condition from the master, the in a byte write. But instead of generating a stop condi-
control code (four bits), the chip select (three bits), and tion, the master transmits up to 63 additional bytes,
the R/W bit (which is a logic low) are clocked onto the which are temporarily stored in the on-chip page buffer
bus by the master transmitter. This indicates to the and will be written into memory after the master has
addressed slave receiver that the address high byte will transmitted a stop condition. After receipt of each word,
follow after it has generated an acknowledge bit during the six lower address pointer bits are internally incre-
the ninth clock cycle. Therefore the next byte mented by one. If the master should transmit more than
transmitted by the master is the high-order byte of the 64 bytes prior to generating the stop condition, the
word address and will be written into the address address counter will roll over and the previously
pointer of the 24xx256. The next byte is the least signif- received data will be overwritten. As with the byte write
icant address byte. After receiving another acknowl- operation, once the stop condition is received, an inter-
edge signal from the 24xx256, the master device will nal write cycle will begin (Figure 6-2). If an attempt is
transmit the data word to be written into the addressed made to write to the array with the WP pin held high, the
memory location. The 24xx256 acknowledges again device will acknowledge the command but no write
and the master generates a stop condition. This ini- cycle will occur, no data will be written, and the device
tiates the internal write cycle, and, during this time, the will immediately accept a new command subject to
24xx256 will not generate acknowledge signals TBUF.
(Figure 6-1). If an attempt is made to write to the array
with the WP pin held high, the device will acknowledge 6.3 Write Protection
the command but no write cycle will occur, no data will
The WP pin allows the user to write-protect the entire
be written, and the device will immediately accept a
array (0000-7FFF) when the pin is tied to VCC. If tied to
new command. After a byte write command, the inter-
VSS or left floating, the write protection is disabled. The
nal address counter will point to the address location
WP pin is sampled at the STOP bit for every write com-
following the one that was just written.
mand (Figure 1-1) Toggling the WP pin after the STOP
bit will have no effect on the execution of the write cycle.

FIGURE 6-1: BYTE WRITE

S
BUS ACTIVITY T S
MASTER A CONTROL ADDRESS ADDRESS T
R BYTE HIGH BYTE LOW BYTE DATA O
T P
SDA LINE S 1 0 1 0 A AA
2 1 0 0 X P

A A A A
BUS ACTIVITY C C C C
K K K K
X = don’t care bit

FIGURE 6-2: PAGE WRITE

S
T S
BUS ACTIVITY A CONTROL ADDRESS ADDRESS T
MASTER R BYTE HIGH BYTE LOW BYTE DATA BYTE 0 DATA BYTE 63 O
T P
SDA LINE A A A X P
S10 1 0 2 1 0 0
A A A A A
BUS ACTIVITY C C C C C
K K K K K
X = don’t care bit

 1998 Microchip Technology Inc. DS21203C-page 7

24AA256/24LC256
7.0 ACKNOWLEDGE POLLING FIGURE 7-1: ACKNOWLEDGE POLLING
FLOW
Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle is
complete (This feature can be used to maximize bus Send
throughput.) Once the stop condition for a write com- Write Command
mand has been issued from the master, the device ini-
tiates the internally timed write cycle. ACK polling can
be initiated immediately. This involves the master send- Send Stop
ing a start condition, followed by the control byte for a Condition to
Initiate Write Cycle
write command (R/W = 0). If the device is still busy with
the write cycle, then no ACK will be returned. If no ACK
is returned, then the start bit and control byte must be
resent. If the cycle is complete, then the device will Send Start
return the ACK, and the master can then proceed with
the next read or write command. See Figure 7-1 for
flow diagram.
Send Control Byte
with R/W = 0

Did Device NO
Acknowledge
(ACK = 0)?
YES

Next
Operation

DS21203C-page 8  1998 Microchip Technology Inc.

 24AA256/24LC256
8.0 READ OPERATION 8.2 Random Read
Read operations are initiated in the same way as write Random read operations allow the master to access
operations with the exception that the R/W bit of the any memory location in a random manner. To perform
control byte is set to one. There are three basic types of this type of read operation, first the word address must
read operations: current address read, random read, be set. This is done by sending the word address to the
and sequential read. 24xx256 as part of a write operation (R/W bit set to 0).
After the word address is sent, the master generates a
8.1 Current Address Read start condition following the acknowledge. This
The 24xx256 contains an address counter that terminates the write operation, but not before the inter-
maintains the address of the last word accessed, inter- nal address pointer is set. Then, the master issues the
nally incremented by one. Therefore, if the previous control byte again but with the R/W bit set to a one. The
read access was to address n (n is any legal address), 24xx256 will then issue an acknowledge and transmit
the next current address read operation would access the 8-bit data word. The master will not acknowledge
data from address n + 1. the transfer but does generate a stop condition which
causes the 24xx256 to discontinue transmission
Upon receipt of the control byte with R/W bit set to one, (Figure 8-2). After a random read command, the
the 24xx256 issues an acknowledge and transmits the internal address counter will point to the address
8-bit data word. The master will not acknowledge the location following the one that was just read.
transfer but does generate a stop condition and the
24xx256 discontinues transmission (Figure 8-1). 8.3 Sequential Read

FIGURE 8-1: CURRENT ADDRESS READ Sequential reads are initiated in the same way as a
random read except that after the 24xx256 transmits
S the first data byte, the master issues an acknowledge
T S
BUS ACTIVITY A CONTROL DATA T as opposed to the stop condition used in a random
MASTER R BYTE BYTE O read. This acknowledge directs the 24xx256 to transmit
T P
the next sequentially addressed 8-bit word (Figure 8-
SDA LINE S 1 0 1 0 A AA 1 P
2 1 0 3). Following the final byte transmitted to the master,
A N the master will NOT generate an acknowledge but will
BUS ACTIVITY C O
K generate a stop condition. To provide sequential reads,
A
C the 24xx256 contains an internal address pointer which
K is incremented by one at the completion of each
operation. This address pointer allows the entire
memory contents to be serially read during one
operation. The internal address pointer will automati-
cally roll over from address 7FFF to address 0000 if the
master acknowledges the byte received from the array
address 7FFF.

FIGURE 8-2: RANDOM READ

BUS ACTIVITY S S
T T S
MASTER A CONTROL ADDRESS ADDRESS A CONTROL DATA T
R BYTE HIGH BYTE LOW BYTE R BYTE BYTE O
T T P
SDA LINE S 1 0 1 0 A A A 0 X S 1 0 1 0 A A A1 P
2 1 0 2 1 0
A A A A N
BUS ACTIVITY C C C C O
K K K K A
X = Don’t Care Bit C
K

FIGURE 8-3: SEQUENTIAL READ

S
BUS ACTIVITY T
CONTROL
MASTER BYTE DATA n DATA n + 1 DATA n + 2 DATA n + X O
P

SDA LINE P
A A A A N
C C C C O
BUS ACTIVITY K K K K A
C
K

 1998 Microchip Technology Inc. DS21203C-page 9

24AA256/24LC256
NOTES:

DS21203C-page 10  1998 Microchip Technology Inc.

 24AA256/24LC256
24xx256 PRODUCT IDENTIFICATION SYSTEM
To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

24xx256 — /P
P = Plastic DIP (300 mil Body), 8-lead
Package: SM = Plastic SOIC (208 mil Body, EIAJ standard), 8-lead
Temperature I = -40°C to +85°C
Range: E = -40°C to -125°C

24AA256 256K bit 1.8V I2C Serial EEPROM

24AA256T 256K bit 1.8V I2C Serial EEPROM (Tape and Reel)
Device:
24LC256 256K bit 2.5V I2C Serial EEPROM
24LC256T 256K bit 2.5V I2C Serial EEPROM (Tape and Reel)

Sales and Support

Data Sheets
Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recom-
mended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:
1. Your local Microchip sales office (see last page).
2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277.
3. The Microchip’s Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).
Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

 1998 Microchip Technology Inc. DS21203C-page 11

M
WORLDWIDE SALES AND SERVICE
AMERICAS ASIA/PACIFIC EUROPE
Corporate Office Hong Kong United Kingdom
Microchip Technology Inc. Microchip Asia Pacific Arizona Microchip Technology Ltd.
2355 West Chandler Blvd. RM 3801B, Tower Two 505 Eskdale Road
Chandler, AZ 85224-6199 Metroplaza Winnersh Triangle
Tel: 602-786-7200 Fax: 602-786-7277 223 Hing Fong Road Wokingham
Technical Support: 602 786-7627 Kwai Fong, N.T., Hong Kong Berkshire, England RG41 5TU
Web: http://www.microchip.com Tel: 852-2-401-1200 Fax: 852-2-401-3431 Tel: 44-1189-21-5858 Fax: 44-1189-21-5835
Atlanta India France
Microchip Technology Inc. Microchip Technology Inc. Arizona Microchip Technology SARL
500 Sugar Mill Road, Suite 200B India Liaison Office Zone Industrielle de la Bonde
Atlanta, GA 30350 No. 6, Legacy, Convent Road 2 Rue du Buisson aux Fraises
Tel: 770-640-0034 Fax: 770-640-0307 Bangalore 560 025, India 91300 Massy, France
Boston Tel: 91-80-229-0061 Fax: 91-80-229-0062 Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79
Microchip Technology Inc. Korea Germany
5 Mount Royal Avenue Microchip Technology Korea Arizona Microchip Technology GmbH
Marlborough, MA 01752 168-1, Youngbo Bldg. 3 Floor Gustav-Heinemann-Ring 125
Tel: 508-480-9990 Fax: 508-480-8575 Samsung-Dong, Kangnam-Ku D-81739 Müchen, Germany
Chicago Seoul, Korea Tel: 49-89-627-144 0 Fax: 49-89-627-144-44
Tel: 82-2-554-7200 Fax: 82-2-558-5934 Italy
Microchip Technology Inc.
333 Pierce Road, Suite 180 Shanghai Arizona Microchip Technology SRL
Itasca, IL 60143 Microchip Technology Centro Direzionale Colleoni
Tel: 630-285-0071 Fax: 630-285-0075 RM 406 Shanghai Golden Bridge Bldg. Palazzo Taurus 1 V. Le Colleoni 1
Dallas 2077 Yan’an Road West, Hong Qiao District 20041 Agrate Brianza
Shanghai, PRC 200335 Milan, Italy
Microchip Technology Inc.
Tel: 86-21-6275-5700 Tel: 39-39-6899939 Fax: 39-39-6899883
14651 Dallas Parkway, Suite 816
Fax: 86 21-6275-5060
Dallas, TX 75240-8809
Tel: 972-991-7177 Fax: 972-991-8588 Singapore
Microchip Technology Taiwan
JAPAN
Dayton Microchip Technology Intl. Inc.
Singapore Branch
Microchip Technology Inc. Benex S-1 6F
200 Middle Road
Two Prestige Place, Suite 150 3-18-20, Shinyokohama
#07-02 Prime Centre
Miamisburg, OH 45342 Kohoku-Ku, Yokohama-shi
Singapore 188980
Tel: 937-291-1654 Fax: 937-291-9175 Kanagawa 222 Japan
Tel: 65-334-8870 Fax: 65-334-8850
Los Angeles Taiwan, R.O.C
Tel: 81-45-471- 6166 Fax: 81-45-471-6122
Microchip Technology Inc.
Microchip Technology Taiwan 12/30/97
18201 Von Karman, Suite 1090
10F-1C 207
Irvine, CA 92612
Tung Hua North Road
Tel: 714-263-1888 Fax: 714-263-1338
Taipei, Taiwan, ROC
New York Tel: 886-2-2717-7175 Fax: 886-2-2545-0139
Microchip Technology Inc.
150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 516-273-5305 Fax: 516-273-5335
San Jose
Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955
Toronto
Microchip Technology Inc.
5925 Airport Road, Suite 200
Mississauga, Ontario L4V 1W1, Canada
Tel: 905-405-6279 Fax: 905-405-6253

All rights reserved. © 1998, Microchip Technology Incorporated, USA. 1/98 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no
liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use
or otherwise. Use of Microchip’s products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or
otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other
trademarks mentioned herein are the property of their respective companies.

DS21203C-page 12  1998 Microchip Technology Inc.