www.fairchildsemi.

com

ML4812
Power Factor Controller
Features Description
• Precision buffered 5V reference (±0.5%) The ML4812 is designed to optimally facilitate a peak
• Current-input gain modulator reduces external current control boost type power factor correction system.
components and improves noise immunity Special care has been taken in the design of the ML4812 to
• Programmable ramp compensation circuit increase system noise immunity. The circuit includes a
• 1A peak current totem-pole output drive precision reference, gain modulator, error amplifier, over-
• Overvoltage comparator helps prevent output voltage voltage protection, ramp compensation, as well as a high
“runaway” current output. In addition, start-up is simplified by an under-
• Wide common mode range in current sense comparators voltage lockout circuit with 6V hysteresis.
for better noise immunity
• Large oscillator amplitude for better noise immunity In a typical application, the ML4812 functions as a current
mode regulator. The current which is necessary to terminate
the cycle is a product of the sinusoidal line voltage times the
output of the error amplifier which is regulating the output
DC voltage. Ramp compensation is programmable with an
external resistor, to provide stable operation when the duty
cycle exceeds 50%.

Block Diagram (Pin Configuration Shown is for DIP Version)

OVP
5 + SHDN
10
5V – S Q VCC
ISENSE
1 + OUT
5V – R Q 12
–
PWR GND
GM OUT
2 11

EA OUT
3
VREF
ERROR UNDER 14
EA– AMP VOLTAGE
4 + VCC
LOCKOUT 13
5V –

IEA 32V

ISINE
6 GAIN MODULATOR
GND
15

5V
RAMP COMP
7
CT
16 CLOCK
9
RT 1kΩ
8 OSC

REV. 1.0.4 5/31/01

ML4812 PRODUCT SPECIFICATION

Pin Configuration
ML4812 ML4812
16-Pin PDIP (P16) 20-Pin PLCC (Q20)

GM OUT
ISENSE 1 16 CT

ISENSE

GND
NC
GM OUT 2 15 GND

CT
EA OUT 3 14 VREF 3 2 1 20 19

EA– 4 13 VCC EA OUT 4 18 VREF

EA– 5 17 VCC
OVP 5 12 OUT
NC 6 16 NC
ISINE 6 11 PWR GND OVP 7 15 OUT
ISINE 8 14 PWR GND
RAMP COMP 7 10 SHDN
9 10 11 12 13
RT 8 9 CLOCK

RAMP COMP
RT
NC
CLOCK
SHDN
Top View

Top View

Pin Description
Number Name Function
1 ISENSE Input from the current sense transformer to the non-inverting input of the PWM
comparator.
2 GM OUT Output of gain modulator. A resistor to ground on this pin converts the current to a
voltage. This pin is clamped to 5V and tied to the inverting input of the PWM comparator.
3 EA OUT Output of error amplifier.
4 EA– Inverting input to error amplifier.
5 OVP Input to over voltage comparator.
6 ISINE Current gain modulator input.
7 RAMP Buffered output from the oscillator ramp (CT). A resistor to ground sets the current which
COMP is internally subtracted from the product of ISINE and IEA in the gain modulator.
8 RT Oscillator timing resistor pin. A 5V source sets a current in the external resistor which is
mirrored to charge CT.
9 CLOCK Digital clock output.
10 SHDN A TTL compatible low level on this pin turns off the output.
11 PWR Return for the high current totem pole output.
GND
12 OUT High current totem pole output.
13 VCC Positive Supply for the IC.
14 VREF Buffered output for the 5V voltage reference.
15 GND Analog signal ground.
16 CT Timing capacitor for the oscillator.

2 REV. 1.0.4 5/31/01

ML4812 PRODUCT SPECIFICATION

Absolute Maximum Ratings1

Supply Current (ICC) 30mA
Output Current Source or Sink (OUT) DC 1.0A
Output Energy (capacitive load per cycle) 5µJ
Gain Modulator ISINE Input (ISINE) 1.2mA
Error Amp Sink Current (EA OUT) 10mA
Oscillator Charge Current 2mA
Analog Inputs (ISENSE, EA–, OVP) –0.3V to 5.5V
Junction Temperature 150°C
Storage Temperature Range –65°C to 150°C
Lead Temperature (soldering 10 sec.) 260°C
Thermal Resistance (θJA)
20-Pin PLCC 60°C/W
16-Pin PDIP 65°C/W
Note:
1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum
ratings are stress ratings only and functional device operation is not implied.

Operating Conditions
Temperature Range
ML4812CX 0°C to 70°C

3 REV. 1.0.4 5/31/01

PRODUCT SPECIFICATION ML4812

Electrical Characteristics
Unless otherwise specified, VCC = 15V , RT = 14kΩ, CT = 1000pF, TA = Operating Temperature Range (Notes 1, 2).

Parameter Conditions Min. Typ. Max. Units

Oscillator
Initial Accuracy TJ = 25°C 91 98 105 kHz
Voltage Stability 12V < VCC < 18V 0.3 %
Temperature Stability 2 %
Total Variation Line, temperature 90 108 kHz
Ramp Valley to Peak 3.3 V
RT Voltage 4.8 5.0 5.2 V
Discharge Current (RT open) TJ = 25°C, VCT = 2V 7.8 8.4 9.0 mA
VCT = 2V 7.3 8.4 9.3 mA
Clock Out Voltage Low RL = 16kΩ 0.2 0.5 V
Clock Out Voltage High RL = 16kΩ 3.0 3.5 V
Reference
Output Voltage TJ = 25°C, IO = 1mA 4.95 5.00 5.05 V
Line Regulation 12V < VCC < 25V 2 20 mV
Load Regulation 1mA < IO < 20mA 2 20 mV
Temperature Stability 0.4 %
Total Variation Line, load, temp. 4.9 5.1 V
Output Noise Voltage 10Hz to 10kHz 50 µV
Long Term Stability TJ = 125°C, 1000 hours 5 25 mV
Short Circuit Current VREF = 0V –30 –85 –180 mA
Error Amplifier
Input Offset Voltage ±15 mV
Input Bias Current –0.1 –1.0 µA
Open Loop Gain 1 < VEA OUT < 5V 60 75 dB
PSRR 12V < VCC < 25V 60 75 dB
Output Sink Current VEA OUT = 1.1V, VEA– = 6.2V 2 12 mA
Output Source Current VEA OUT = 5.0V, VEA– = 4.8V –0.5 –1.0 mA
Output High Voltage IEA OUT = –0.5mA, VEA– = 4.8V 5.3 5.5 V
Output Low Voltage IEA OUT = 1mA, VEA– = 6.2V 0.5 1.0 V
Unity Gain Bandwidth 1.0 MHz
Gain Modulator
ISINE Input Voltage ISINE = 500µA 0.4 0.7 0.9 V
Output Current (GM OUT) ISINE = 500µA, EA– = VREF – 20mV 430 470 510 µA
ISINE = 500µA, EA– = VREF + 20mV 3 10 µA
ISINE = 1mA, EA– = VREF – 20mV 860 940 1020 µA
ISINE = 500µA, EA– = VREF – 20mV, 455 µA
IRAMP COMP = 50µA
Bandwidth 200 kHz
PSRR 12V < VCC < 25V 70 dB

REV. 1.0.4 5/31/01 4

ML4812 PRODUCT SPECIFICATION

Electrical Characteristics (Continued)

Unless otherwise specified, VCC = 15V , RT = 14kΩ, CT = 1000pF, TA = Operating Temperature Range (Notes 1, 2).

Parameter Conditions Min. Typ. Max. Units

OVP Comparator
Input Offset Voltage Output Off –25 +5 mV
Hysteresis Output On 95 105 115 mV
Input Bias Current –0.3 –3 µA
Propagation Delay 150 ns
PWM Comparator: ISENSE
Input Offset Voltage ±15 mV
Input Offset Current ±1 µA
Input Common Mode Range –0.2 5.5 V
Input Bias Current –2 –10 µA
Propagation Delay 150 ns
ILIMIT Trip Point VGM OUT = 5.5V 4.8 5 5.2 V
Output
Output Voltage Low IOUT = –20mA 0.1 0.4 V
IOUT = –200mA 1.6 2.2 V
Output Voltage High IOUT = 20mA 13 13.5 V
IOUT = 200mA 12 13.4 V
Output Voltage Low in UVLO IOUT = –5mA, VCC = 8V 0.1 0.8 V
Output Rise/Fall Time CL = 1000pF 50 ns
Shutdown VIH 2.0 V
VIL 0.8 V
IIL, VSHDN = 0V –1.5 mA
IIH, VSHDN = 5V 10 µA
Under-Voltage Lockout
Startup Threshold 15 16 17 V
Shutdown Threshold 9 10 11 V
VREF Good Threshold 4.4 V
Supply
Supply Current Start-Up, VCC = 14V, TJ = 25°C 0.8 1.2 mA
Operating, TJ = 25°C 20 25 mA
Internal Shunt Zener Voltage ICC = 30mA 25 30 34 V
Notes:
1. Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.
2. VCC is raised above the Startup Threshold first to activate the IC, then returned to 15V.

5 REV. 1.0.4 5/31/01

ML4812 PRODUCT SPECIFICATION

Functional Description The Oscillator period can be described by the following

relationship:
Oscillator T OSC = T RAMP + T DEADTIME
The ML4812 oscillator charges the external capacitor (CT)
with a current (ISET) equal to 5/RSET. When the capacitor
voltage reaches the upper threshold, the comparator changes where:
state and the capacitor discharges to the lower threshold
V IN
through Q1. While the capacitor is discharging, Q2 provides V OUT = -------------------
-
1 – D ON
a high pulse.

and:
C T × V RAMPVALLEYTOPEAK
T DEADTIME = ------------------------------------------------------------------------
-
8.4mA – I SET

90%
10
5nF 2nF
8 85%
1nF
10nF

MAXIMUM DUTY CYCLE (%)

EXTERNAL 5
CLOCK 80%
RT (kΩ)

CSYNC SYNC
10 Q2 3
70%
ISET 20nF
RSYNC RT
2
9
RT
ISET
CT
16 + 1
10 100 1000
CT 5.6V -
8.4mA OSCILLATOR FREQUENCY (kHz)

Q1 Figure 2. Oscillator Timing Resistance vs. Frequency

15
VCC = 15V
VCC 80µs PULSED LOAD
OUTPUT SATURATION VOLTAGE (V)

14 120Hz RATE
CLOCK

13
tD SOURCE SATURATION
LOAD TO GROUND
RAMP PEAK
SINK SATURATION
V(CT) LOAD TO VCC
3
RAMP VALLEY
2

Figure 1. Oscillator Block Diagram 1

GND
0
0 200 400 600 800
OUTPUT CURRENT (mA)

Figure 3. Output Saturation Voltage vs. Output Current

6 REV. 1.0.4 5/31/01

PRODUCT SPECIFICATION ML4812

Output Driver Stage error amplifier. When the error amplifier is saturated high,
The ML4812 output driver is a 1A peak output high speed the output of the gain modulator is approximately equal to
totem pole circuit designed to quickly drive capacitive loads, the ISINE input current. The gain modulator output current is
such as power MOSFET gates. (Figure 3) converted into the reference voltage for the PWM compara-
tor through a resistor to ground on the gain modulator out-
Error Amplifier put. The gain modulator output is clamped to 5V to provide
current limiting.
The ML4812 error amplifier is a high open loop gain, wide
bandwidth, amplifier.(Figures 4-5) Ramp compensation is accomplished by subtracting 1/2 of
the current flowing out of RAMP COMP through a buffer
Gain Modulator transistor driven by CT which is set by an external resistor.
The ML4812 gain modulator is of the current-input type to
provide high immunity to the disturbances caused by high Under Voltage Lockout
power switching. The rectified line input sine wave is con-
On power-up the ML4812 remains in the UVLO condition;
verted to a current via a dropping resistor. In this way, small output low and quiescent current low. The IC becomes oper-
amounts of ground noise produce an insignificant effect on ational when VCC reaches 16V. When VCC drops below
the reference to the PWM comparator. The output of the gain 10V, the UVLO condition is imposed. During the UVLO
modulator is a current of the form: IOUT is proportional to condition, the 5V VREF pin is “off”, making it usable as a
ISINE ↔ IEA, where ISINE is the current in the dropping
“flag” for starting up a downstream PWM converter.
resistor, and IEA is a current proportional to the output of the

ERROR CURRENT

ISINE 9V
6
5V 8V ISINE × ERROR CURRENT
0.5mA – IRAMP COMP/2
+

EA– 5V
4 – GM OUT
2
RAMP COMP IRAMP COMP
EA OUT 7
3 CT
16

Figure 4. Error Amplifier Configuration Figure 6. Gain Modulator Block Diagram

100 0 500
4.5

ERROR AMP OUTPUT VOLTAGE (V)

MULTIPLE OUTPUT CURRENT (µA)

80 -30
400
AVOL, OPEN LOOP GAIN (dB)

4.0
EXCESS PHASE (degrees)

60 -60
PHASE 3.5
300

40 -90 3.0
200
20 -120 2.5
GAIN
100 2.0
0 -150

1.5
-20 -180 0
10 100 1k 10k 100k 1M 10M 0 100 200 300 400 500
FREQUENCY (Hz) SINE INPUT CURRENT (µA)

Figure 5. Error Amplifier Open-Loop Gain and Figure 7. Gain Modulator Linearity
Phase vs Frequency

REV. 1.0.4 5/31/01 7

ML4812 PRODUCT SPECIFICATION

Typical Applications
25
Input Inductor (L1) Selection
The central component in the regulator is the input boost
20
inductor. The value of this inductor controls various critical
operational aspects of the regulator. If the value is too low,
the input current distortion will be high and will result in low 15

ICC (mA)
power factor and increased noise at the input. This will
require more input filtering. In addition, when the value of
10
the inductor is low the inductor dries out (runs out of current)
at low currents. Thus the power factor will decrease at lower
power levels and/or higher line voltages. If the inductor 5
value is too high, then for a given operating current the
required size of the inductor core will be large and/or the
required number of turns will be high. So a balance must be 0
0 10 20 30 40
reached between distortion and core size.
VCC (V)

One more condition where the inductor can dry out is ana- Figure 9a. Total Supply Current vs. Supply Voltage
lyzed below where it is shown to be maximum duty cycle
dependent.
25
For the boost converter at steady state:
V IN
V OUT = -------------------
- (1) 20
1 – D ON SUPPLY CURRENT (mA) OPERATING CURRENT

Where DON is the duty cycle [TON/(TON + TOFF)]. The 15

input boost inductor will dry out when the following condi-
tion is satisfied:
10

V IN ( t ) < V OUT × ( 1 – D ON ) (2)

5

STARTUP
or
0
V INDRY = [ 1 – D ON ( max ) ] × V OUT (3) –60 –40 –20 0 20 40 60 80 100 120 140
TEMPERATURE (degrees)

Figure 9b. Supply Current (ICC) vs. Temperature

VINDRY: voltage where the inductor dries out.
VOUT: output DC voltage.
0
Effectively, the above relationship shows that the resetting
volt-seconds are more than setting volt-seconds. In energy
-4
transfer terms this means that less energy is stored in the
inductor during the ON time than it is asked to deliver during
the OFF time. The net result is that the inductor dries out. -8
∆VREF (mV)

ENABLE -12
VREF

VREF -16
GEN. 5V VREF

9V
-20

– INTERNAL
VCC
BIAS
-24
0 20 40 60 80 100 120
+
IREF (mA)

Figure 8. Under-Voltage Lockout Block Diagram Figure 10. Reference Load Regulation

8 REV. 1.0.4 5/31/01

PRODUCT SPECIFICATION ML4812

The recommended maximum duty cycle is 95% at 100KHz Gapped Ferrites, Molypermalloy, and Powdered Iron cores
to allow time for the input inductor to dump its energy to are typical choices for core material. The core material
the output capacitors. For example, if: VOUT = 380V and selected should have a high saturation point and acceptable
DON (max) = 0.95, then substituting in (3) yields VINDRY losses at the operating frequency.
= 20V. The effect of drying out is an increase in distortion at
low voltages. One ferrite core that is suitable at around 200W is the
#4119PL00-3C8 made by Philips Components (Ferroxcube).
For a given output power, the instantaneous value of the This ungapped core will require a total gap of 0.180" for this
input current is a function of the input sinusoidal voltage application.
waveform, i.e. as the input voltage sweeps from zero volts to
a maximum value equal to its peak so does the current. Oscillator Component Selection
The oscillator timing components can be calculated by using
The load of the power factor regulator is usually a switching the following expression:
power supply which is essentially a constant power load. As
a result, an increase in the input voltage will be offset by a 1.36 (6)
f OSC = --------------------
decrease in the input current. RT × CT

By combining the ideas set forth above, some ground rules For example:
can be obtained for the selection and design of the input
inductor: Step 1: At 100kHz with 95% duty cycle TOFF = 500ns
calculate CT using the following formula:
Step 1: Find minimum operating current. T OFF × I DIS
C T = ----------------------------- = 1000pF (7)
1.414 × P IN ( min ) (4) V OSC
I IN ( min ) PEAK = -------------------------------------------
V IN ( max )
V IN ( max ) = 260V Step 2: Calculate the required value of the timing resistor.
P IN ( min ) = 50W (8)
1.36 1.36
R T = ------------------------- = ------------------------------------------- = 13.6kΩ
f OSC × C T 100KHz × 100pF
then:
choose RT = 14kΩ
I IN ( min ) PEAK = 0.272A

Step 2: Choose a minimum current at which point the Current Sense and Slope (Ramp)
inductor current will be on the verge of drying out. For this Compensation Component Selection
example 40% of the peak current found in step 1 was chosen.
Slope compensation in the ML4812 is provided internally.
then: Rather than adding slope to the noninverting input of the
PWM comparator, it is actually subtracted from the voltage
I LDRY = 100mA
present at the inverting input of the PWM comparator. The
amount of slope compensation should be at least 50% of the
Step 3: The value of the inductance can now be found using
downslope of the inductor current during the off time, as
previously calculated data.
reflected to the inverting input of the PWM comparator. Note
(5) that slope compensation is required only when the inductor
V INDRY × D ON ( max ) 20V × 0.95
L1 = ------------------------------------------------------
- = ---------------------------------------------- = 2mH current is continuous and the duty cycle is more than 50%.
I LDRY × f OSC 100mA × 100KHz
The downslope of the inductor current at the verge of
The inductor can be allowed to decrease in value when the discontinuity can be found using the expression given below:
current sweeps from minimum to maximum value. This (9)
di V OUT – V INDRY 380V – 20V
allows the use of smaller core sizes. The only requirement is -------L- = ----------------------------------------
- = ------------------------------ = 0.18A ⁄ µs
that the ramp compensation must be adequate for the lower dt L 2mH
inductance value of the core so that there is adequate com- The downslope as reflected to the input of the PWM
pensation at high current. comparator is given by:
V OUT – V INDRY R (10)
Step 4: The presence of the ramp compensation will change - = ------S-
S PWM = ----------------------------------------
the dry out point, but the value found above can be consid- L NC
ered a good starting point. Based on the amount of power 380V – 20V 100
factor correction the above value of L1 can be optimized S PWM = ------------------------------ × --------- = 0.225V ⁄ µs
2mH 80
after a few iterations.

REV. 1.0.4 5/31/01 9

ML4812 PRODUCT SPECIFICATION

Where RS is the current sense resistor and NC is the turns Having calculated RS, the value SPWM and of RSC can now
ratio of the current transformer (T1) used. In general, current be calculated:
transformers simplify the sensing of switch currents (espe-
2.5 × R M (16)
cially at high power levels where the use of sense resistors is R SC = ----------------------------------------------------------
-
A SC × S PWM × R T × C T
complicated by the amount of power they have to dissipate).
Normally the primary side of the transformer consists of a
single turn and the secondary consists of several turns of 2.5 × 28.8kΩ
R SC = -------------------------------------------------------------------------------- = 33kΩ
6
either enameled magnet wire or insulated wire. The diameter 0.7 × ( 0.225 × 10 ) × 14K × 1nF
of the ferrite core used in this example is 0.5" (SPANG/Mag-
netics F41206-TC). The rectifying diode at the output of the The following values were used in the calculation:
current transformer can be a 1N4148 for secondary currents
up to 75mA average. RM = 28.8kΩ ASC = 0.7
RT = 14kΩ CT = 1nF
Sense FETs or resistive sensing can also be used to sense the
switch current. The sensed signal has to be amplified to the Voltage Regulation Components
proper level before it is applied to the ML4812. The values of the voltage regulation loop components are
calculated based on the operating output voltage. Note that
The value of the ramp compensation (SCPWM) as seen at the voltage safety regulations require the use of sense resistors
inverting terminal of the PWM comparator is: that have adequate voltage rating. As a rule of thumb if 1/4W
resistors are chosen, two of them should be used in series.
2.5 × R M (11)
SC PWM = ------------------------------------
- The input bias current of the error amplifier is approximately
R T × C T × R SC
0.5µA, therefore the current available from the voltage sense
resistors should be significantly higher than this value. Since
The required value for RSC can therefore be found by equat- two 1/4W resistors have to be used the total power rating is
ing: SCPWM = ASC x SPWM, where ASC is the amount of 1/2W. The operating power is set to be 0.4W then with 380V
slope compensation and solving for RSC. The value of output voltage the value can be calculated as follows:
GM OUT depends on the selection of RAMP COMP.
2
R 1 = ( 380V ) ⁄ 0.4W = 360kΩ (17)
V IN ( max ) PEAK 260 × 1.414
R P = --------------------------------------
- = ---------------------------- = 750kΩ (12)
I SINE ( PEAK ) 0.5mA
Choose two 178kΩ, 1% connected in series. Then R2 can be
calculated using the formula below:
V CLAMP × R P 4.9 × 750kΩ
R M = ----------------------------------
- = ------------------------------- = 28.8kΩ (13) (18)
V IN ( PEAK ) 90 × 1.414 V REF × R 1 5V × 356kΩ
R 2 = ---------------------------------
- = ------------------------------- = 4.747kΩ
V OUT – V REF 380V – 5V
The peak of the inductor current can be found approximately
by: Choose 4.75kΩ, 1%. One more critical component in the
voltage regulation loop is the feedback capacitor for the error
1.414 × P POUT 1.414 × 200 (14) amplifier. The voltage loop bandwidth should be set such
I LPEAK = -----------------------------------
- = ---------------------------- = 3.14A
V IN ( RMS ) 90 that it rejects the 120Hz ripple which is present at the output.
If this ripple is not adequately attenuated it will cause distor-
tion on the input current waveform. Typical bandwidths
Selection of NC which depends on the maximum switch
range anywhere from a few Hertz to 15Hz. The main com-
current, assume 4A for this example is 80 turns.
promise is between transient response and distortion. The
V CLAMP × N C 4.9 × 80 (15) feedback capacitor can be calculated using the following
R S = -----------------------------------
- = ------------------- = 100Ω formula:
I LPEAK 4
1 (19)
C F = ------------------------------------------
Where RS is the sense resistor, and VCLAMP is the current 3.142 × R 1 × BW
clamp at the inverting input of the PWM comparator. This
clamp is internally set to 5V. In actual application it is a good 1
C F = ------------------------------------------------------ = 0.44µF
idea to assume a value less than 5V to avoid unwanted cur- 3.142 × 356kΩ × 2Hz
rent limiting action due to component tolerances. In this
application, VCLAMP was chosen as 4.9V.

10 REV. 1.0.4 5/31/01

PRODUCT SPECIFICATION ML4812

Overvoltage Protection (OVP) Components Construction and Layout Tips

The OVP loop should be set so that there is no interaction High frequency power circuits require special care during
with the voltage control loop. Typically it should be set to a breadboard construction and layout. Double sided printed
level where the power components are safe to operate. Ten to circuit boards with ground plane on one side are highly rec-
fifteen volts above VOUT is generally a good setpoint. This ommended. All critical switching leads (power FET, output
sets the maximum transient output voltage to about 395V. By diode, IC output and ground leads, bypass capacitors) should
choosing the high voltage side resistor of the OVP circuit the be kept as small as possible. This is to minimize both the
same way as above i.e. R4 = 356K then R5 can be calculated transmission and pick-up of switching noise.
as:
There are two kinds of noise coupling; inductive and capaci-
V REF × R 4 5V × 356kΩ tive. As the name implies inductive coupling is due to fast
R 5 = ---------------------------------
- = ------------------------------- = 4.564kΩ (20)
V OVP – V REF 395V – 5V changing (high di/dt) circulating switching currents. The
main source is the loop formed by Q1, D5, and C3–C4.
Choose 4.53kΩ, 1%. Note that R1, R2, R4 and R5 should be Therefore this loop should be as small as possible, and the
tight tolerance resistors such as 1% or better. above capacitors should be good high frequency types.

Controller Shutdown The second form of noise coupling is due to fast changing
The ML4812 provides a shutdown pin which could be used voltages (high dv/dt). The main source in this case is the
to shutdown the IC. Care should be taken when this pin is drain of the power FET. The radiated noise in this case can
used because power supply sequencing problems could arise be minimized by insulating the drain of the FET from the
if another regulator with its own bootstrapping follows the heatsink and then tying the heatsink to the source of the FET
ML4812. In such a case a special circuit should be used to with a high frequency capacitor (CH in Figure 12).
allow for orderly start up. One way to accomplish this is by
using the reference voltage of the ML4812 to inhibit the The IC has two ground pins named PWR GND and Signal
other controller IC or to shut down its bias supply current. GND. These two pins should be connected together with a
very short lead at the printed circuit board exit point. In
Off-line Start-up and Bias Supply Generation general grounding is very important and ground loops should
The ML4812 can be started using a “bleed resistor” from the be avoided. Star grounding or ground plane techniques are
high voltage bus. After the voltage on VCC exceeds 16V, the preferred.
IC starts up. The energy stored on the 330µF, C15, capacitor
supplies the IC with running power until the supplemental Magnetics Tips
winding on L1 can provide the power to sustain operation. L1 — Main Inductor
As shown in Table 1, one of several toroidal cores can be
The values of the start-up resistor R10 and capacitor C15 used for L1. The T184-40 core above is the most economi-
may need to be optimized depending on the application. The cal, but has lower inductance at high current. This would
charging waveform for the secondary winding of L1 is an yield higher ripple current and require more line EMI filter-
inverted chopped sinusoid which reaches its peak when the ing. The value for RSC (slope compensation resistor on
line voltage is at its minimum. In this example, C9 = 0.1µF, RAMP COMP) was calculated for the T225-8/90 and should
C15 = 330µF, D8 = 1N4148, R10 = 39kΩ, 2W. be recalculated for other inductor characteristics. The vari-
ous core manufacturers have a range of applications litera-
Enhancement Circuit ture available. A gapped ferrite core can also be used in place
of the powdered iron core. One such core is a Philips Com-
The power factor enhancement circuit shown in Figure 12 is
ponents (Ferroxcube) core #4229PL00-3C8. This is an
described in detail in Application Note 11. It improves the
ungapped core. Using 145 turns of #24 AWG wire, a total air
power factor and lowers the input current harmonics. Note
gap of 0.180" is required to give a total inductance of about
that the circuit meets IEC 1000-3-2 specifications (with the
2mH. Since 1/2 of the gap will be on the outside of the core
enhancement) on the harmonics by a large margin while cor-
and 1/2 the gap on the inside, putting a 0.09" spacer in the
recting the input power factor to better than 0.99 under most
center will yield a 0.180" total gap. To prevent leakage fields
steady state operating conditions.

Table 1. Toroidal Cores (L1)

Material Manufacturer Part # Turns (#24AWG)
Powdered Iron Micrometals T225-8/90 200
Powdered Iron Micrometals T184-40 120
Molypermalloy SPANG (Mag. Inc.) 58076-A2 (high flux) 180

REV. 1.0.4 5/31/01 11

ML4812 PRODUCT SPECIFICATION

from generating RFI, a shorted turn of copper tape should be T1 — Sense Transformer
wrapped around the gap as shown in Figure 11. For produc- In addition to the core type mentioned in the parts list, the
tion, a gapped center leg can be ordered from most core ven- following Siemens cores should be suitable for substitution
dors, eliminating the need for the external shorted copper and may be more readily available in Europe.
turn when using a potentiometer core.
Material Size Code Part #
N27 R16/6.3 B64290-K45-X27
N30 R16/6.3 B64290-K45-X830

0.09" GAP
The N27 material is for high frequency and will work better
COPPER FOIL above 100KHz but both are adequate. In addition, Philips
SHORTED TURN
Components (Ferroxcube) core 768T188-3C8 can be used.
Please also refer to the list of core vendors below

SPANG/Magnetics Inc. 1 (800) 245-3984, or (412) 282-8282

Micrometals 1 (800) 356-5977
Figure 11. Copper Foil Shorted Turn
Philips Components (914) 247-2064

12 REV. 1.0.4 5/31/01

 D10

1N5406
OFF-LINE START-UP
D9 Q2 D8 AND BIAS SUPPLY
KA7815 C15
P3*

REV. 1.0.4 5/31/01

C16 + + 330µF C10
100µF 25V +
OPTIONAL VCC
25V 1µF –
ENHANCEMENT R1A R10
PRODUCT SPECIFICATION

CKT. 180kΩ 39kΩ NS

2W
D1 L1 D5 MUR860
1N5406
2 C18
1 NP
R12 R4A RPA D6 T1 C3 C4
1K Q3 C19 180kΩ 360kΩ 6.8nF 1µF
FUSE F1 R11 C11 A 1kV 630V
R1B 33kΩ 1nF RS
5A 250V + R4B
180kΩ RPB 100
R13 180kΩ
150kΩ B
D2 22kΩ C17 D13 R6 C5
150kΩ 680µF P2
1N5406
P1 D12 1W 200V
IC1 CT 2nF
L C1 +
D11 1 16
1µF
90 TO 2 15 C6 VOUT 380 VDC
AC IN 630V CF R7
260 VAC 3 14 RG Q1 680µF
22kΩ R3 150kΩ 200V –
4 13 10
N D3 1W
1N5406 5 12
6 11
HEATSINK
7 10 *** FQP9N50
8 9 CH
ML4812 C9 C8 6.8nF
R5A RT 0.1µF 0.1µF
R2A 10kΩ RSC 7.5kΩ
10kΩ 33kΩ
RGMOUT
D4 27kΩ R2B R5B
1N5406 3.9kΩ 3.9kΩ

** SEE NOTES BELOW

NOTES: * P3 IS USED AT INITAL TURN-ON TO

1. ALL UNSPECIFIED DIODES ARE 1N4148. CHECK THE IC FOR PROPER OPERATION.
2. ALL UNSPECIFIED RESISTORS ARE 1/4 WATT. APPLY ≈ 16VDC.
3. ALL UNSPECIFIED CAPACITOR VOLTAGE RATINGS ARE 50V.
** FIXED RESISTORS CAN BE USED FOR THE SENSING

Figure 12. Typical Application 200W Power Factor Correction Circuit

4. ADJUST R2A AND R5A WITH CAUTION TO AVOID OVER VOLTAGE CONDITIONS.
COMPONENTS. BELOW ARE 1% STANDARD
Q3 = PN2222 RESISTORS THAT WILL FORCE THE CORRECT
OUTPUT VOLTAGES R1A, R1B, R4A, R4B = 178kΩ 1%,
R2B = 4.75 1%, R5B = 4.53kΩ 1%.
USE JUMPERS INSTEAD OF R2A AND R5A (POTS).

*** FOR HIGHER POWER USE MORE VCC DECOUPLING.

2µF OR MORE BE REQUIRED AT 1KW LEVELS.
ML4812

13
ML4812 PRODUCT SPECIFICATION

Table 2. Component Values/Bill of Materials for Figure 12

Reference Description
C1, C4 1µF, 630V Film (250VAC)
C3, CH 6.8nF, 1KV Ceramic disk
C5, C6 680µF, 200V Electrolytic
C8, C9 0.1µF, 50V Ceramic
C10, C19 1µF, 50V Ceramic
C11 0.001µF, 50V Ceramic
C15 330µF, 25V Electrolytic
C16 100µF, 25V Electrolytic
C17 10µF, 25V Electrolytic
CF 0.47µF, 50V Ceramic
CT 0.002µF, 50V Ceramic
D1, D2, D3, D4, D10 1N5406 (Fairchild)
D5 MUR860 (Fairchild)
D6, D8, D9, D11, D12, D13 1N4148 (Fairchild)
F1 5A, 250V 3AG with clips
IC1 ML4812CP (Fairchild)
L1 2mH, 4A IPEAK (see note)
Q1 FQP9N50 (Fairchild)
Q2 KA7815 (Fairchild)
Q3 PN2222 (Fairchild)
R1A, R1B, R4A, R4B 180kΩ
R2A, R5A 10kΩ TRIMPOT BOURNS 3299 or equivalent
R2B, R5B 3.9kΩ
R3, R13 22kΩ
R6, R7, RPB 150kΩ
R10 39kΩ, 2W
R11 33kΩ
R12 1kΩ
RG 10Ω
RM 27kΩ
RPA, R15 360kΩ
RS 100kΩ
RSC 33kΩ
RT 7.5kΩ
T1 SPANG F41206-TC NS = 80, NP = 1 (see note)
Note:
1. All resistors 1/4W unless otherwise specified. Some reference designators are skipped (e.g. C2, C12, etc.) and do not appear
on the schematic. These designators were used in previous revisions of the board and are not used on this revision.
Additional information on key components is included in the attached appendix.

14 REV. 1.0.4 5/31/01

 VCC
ENHANCEMENT CIRCUIT SEE TEXT PN2222
R1 R2
Q3
+
C13
330K 22K R6 10µF D2

REV. 1.0.4 5/31/01

VZ
3.5V
GND
D1
PRODUCT SPECIFICATION

FUSE F1 L1 D5 FFPF30U60S
1N5406 566µH
L
+

D4 T1 C8 C9
15A 250V C12
R1A R4A RPA 15µF 15µF
180K 360K 360K R3 1µF
C5 RS 630V 630V 630V
33K 1nF 22Ω 80T 1T
22K R7 GND
R1B R4B RPB
VCC
180K 180K 150K R4 C10
150K 680µF
***
1W 250V
AC IC1 CT 2.2nF C6 C14
BRIDGE 1 16 1µF 1µF VOUT
C11
RECTIFIER CF 2 15 GND R5
Q1 680µF
C1 C2 C3 3 14 150K
FQA24N50 250V
1µF 1µF 1µF 4 13 1W
IN 500V 500V 500V 5 12
6 11 RG1
3 Q2
7 10 FQA24N50
8 9
R5A RG2
R2A ML4812
5K RSC 3
5K RT
51K
6.2K C4 C7
0.1µF 0.1µF
RM R2B R5B
27K 3K 3K
N –
**

NOTES: * AT INITIAL TURN-ON TO CHECK

Figure 13. 1kW Input Power, Power Factor Correction Circuit

1. ALL UNSPECIFIED DIODES ARE 1N4148. THE IC FOR PROPER OPERATION,
2. ALL UNSPECIFIED RESISTORS ARE 1/4 WATT. APPLY ≈ 16VDC.
3. ALL UNSPECIFIED CAPACITOR VOLTAGE RATINGS ARE 50V.
4. ADJUST R2A AND R5A WITH CAUTION TO AVOID OVER VOLTAGE CONDITIONS. ** FIXED RESISTORS CAN BE USED FOR THE SENSING
COMPONENTS. BELOW ARE 1% STANDARD
Q3 = PN2222 RESISTORS THAT WILL FORCE THE CORRECT
OUTPUT VOLTAGES R1A, R1B, R4A, R4B = 178kΩ 1%,
R2B = 4.75Ω 1%, R5B = 4.53kΩ 1%.
USE JUMPERS INSTEAD OF R2A AND R5A (POTS).

*** FOR HIGHER POWER USE MORE VCC DECOUPLING.

ML4812

15
PRODUCT SPECIFICATION ML4812

Mechanical Dimensions
Package: P16
16-Pin PDIP
0.740 - 0.760
(18.79 - 19.31)

16

0.240 - 0.260 0.295 - 0.325

PIN 1 ID
(6.09 - 6.61) (7.49 - 8.26)

1
0.02 MIN
(0.50 MIN) 0.055 - 0.065 0.100 BSC
(4 PLACES) (1.40 - 1.65) (2.54 BSC)

0.015 MIN
(0.38 MIN)
0.170 MAX
(4.32 MAX)

0.016 - 0.022 SEATING PLANE 0.008 - 0.012

0.125 MIN (0.40 - 0.56) 0º - 15º (0.20 - 0.31)
(3.18 MIN)

Package: Q20
20-Pin PLCC
0.385 - 0.395
(9.78 - 10.03) 0.042 - 0.056
(1.07 - 1.42)
0.350 - 0.356
(8.89 - 9.04) 0.025 - 0.045
(0.63 - 1.14)
1 (RADIUS)

0.042 - 0.048 PIN 1 ID 0.350 - 0.356 0.385 - 0.395 0.200 BSC 0.290 - 0.330
6 16
(1.07 - 1.22) (8.89 - 9.04) (9.78 - 10.03) (5.08 BSC) (7.36 - 8.38)

11
0.009 - 0.011
0.050 BSC (0.23 - 0.28)
(1.27 BSC)
0.100 - 0.110
(2.54 - 2.79)
0.026 - 0.032 0.165 - 0.180 0.146 - 0.156
(0.66 - 0.81) (4.19 - 4.57) (3.71 - 3.96)

0.013 - 0.021
(0.33 - 0.53)
SEATING PLANE

REV. 1.0.4 5/31/01 16

ML4812 PRODUCT SPECIFICATION

Ordering Information
Part Number Temperature Range Package
ML4812CP 0°C to 70°C Molded PDIP (P16)
ML4812CQ 0°C to 70°C Molded PLCC (Q20 )

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO
ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME
ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES
OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support
which, (a) are intended for surgical implant into the body, device or system whose failure to perform can be
or (b) support or sustain life, and (c) whose failure to reasonably expected to cause the failure of the life support
perform when properly used in accordance with device or system, or to affect its safety or effectiveness.
instructions for use provided in the labeling, can be
reasonably expected to result in a significant injury of the
user.

www.fairchildsemi.com

5/31/01 0.0m 002

Stock#DS30004812
 2001 Fairchild Semiconductor Corporation