PD703003A, 703004A, 703025A: Mos Integrated Circuit

DATA SHEET
MOS INTEGRATED CIRCUIT
µPD703003A, 703004A, 703025A

V853TM
32-/16-BIT SINGLE-CHIP MICROCONTROLLERS
The µPD703003A, 703004A, and 703025A are members of the V850 Family TM of 32-bit single-chip microcontrollers
designed for real-time control operations. These microcontrollers provide on-chip features including a 32-bit CPU
core, ROM, RAM, an interrupt controller, a real-time pulse unit, a serial interface, an A/D converter, a D/A converter,
and PWM.
Detailed function descriptions are provided in the following user’s manuals. Be sure to read them before
designing.
V853 User’s Manual Hardware: U10913E

V850 Family User’s Manual Architecture: U10243E
FEATURES
• Number of instructions: 74
• Minimum instruction execution time: 30 ns (@ 33 MHz operation)
• General-purpose registers: 32 bits × 32 registers
• Instruction set optimized for control applications
• On-chip memory ROM: 256 KB ( µPD703025A)
128 KB ( µPD703003A)
96 KB (µPD703004A)
RAM: 8 KB ( µPD703025A)
4 KB (µPD703003A, 703004A)
• Advanced on-chip interrupt controller
• Real-time pulse unit suitable for control operations
• Powerful serial interface (on-chip dedicated baud rate generator)
• On-chip clock generator
• 10-bit resolution A/D converter: 8 channels
• 8-bit resolution D/A converter: 2 channels
• 8-/9-/10-/12-bit resolution PWM: 2 channels
• Power saving functions
APPLICATIONS
• AV: Camcorders, VCRs, etc.
• Office equipment: PPCs, LBPs, printers, etc.
• Industrial equipment: Motor controllers, NC machine tools, etc.
• Communications equipment: Mobile telephones, etc.
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability
and additional information.
Document No. U13188EJ4V0DS00 (4th edition)

Date Published July 2000 N CP(K) The mark shows major revised points.
Printed in Japan
© 1998
µPD703003A, 703004A, 703025A
ORDERING INFORMATION
Part Number Package Maximum Internal Internal

Operating ROM RAM
Frequency (MHz) (Bytes) (Bytes)
µPD703003AGC-25-xxx-8EU 100-pin plastic LQFP (fine pitch) (14 × 14 mm) 25 128 K 4K
Remark xxx indicates ROM code suffix.
PIN CONFIGURATION
• 100-pin plastic LQFP (fine pitch) (14 × 14 mm)

µPD703003AGC-25-xxx-8EU µPD703004AGC-33-xxx-8EU
P17/INTP123/SCK2
P15/INTP121/SO2
P16/INTP122/SI2
P25/TXD1/SO1
P22/TXD0/SO0
P26/RXD1/SI1
P23/RXD0/SI0
P14/INTP120
P12/TCLR12
P30/TO130
P11/TO121
P10/TO120
P21/PWM1
P20/PWM0
P27/SCK1
P24/SCK0
P77/ANI7
P76/ANI6
P13/TI12
AVREF1
AVDD
AVSS
NMI
VDD
VSS
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
P31/TO131 1 75 P75/ANI5
P32/TCLR13 2 74 P74/ANI4
P33/TI13 3 73 P73/ANI3
P34/INTP130 4 72 P72/ANI2
P35/INTP131/SO3 5 71 P71/ANI1
P36/INTP132/SI3 6 70 P70/ANI0
P37/INTP133/SCK3 7 69 ANO0
P63/A19 8 68 ANO1
P62/A18 9 67 AVREF2
P61/A17 10 66 AVREF3
P60/A16 11 65 P07/INTP113/ADTRG
VSS 12 64 P06/INTP112
VDD 13 63 P05/INTP111
P57/AD15 14 62 P04/INTP110
P56/AD14 15 61 P03/TI11
P55/AD13 16 60 P02/TCLR11
P54/AD12 17 59 P01/TO111
P53/AD11 18 58 P00/TO110
P52/AD10 19 57 P117/INTP143
P51/AD9 20 56 P116/INTP142
P50/AD8 21 55 P115/INTP141
P47/AD7 22 54 P114/INTP140
P46/AD6 23 53 P113/TI14
P45/AD5 24 52 P112/TCLR14
P44/AD4 25 51 P111/TO141
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
P43/AD3
P42/AD2
VSS
VDD
P41/AD1
P40/AD0
P90/LBEN
P91/UBEN
P92/R/W
P93/DSTB
P94/ASTB
P95/HLDAK
P96/HLDRQ
WAIT
IC
MODE
RESET
CVDD/CKSEL
X2
X1
CVSS
CLKOUT
VSS
VDD
P110/TO140
Caution Connect the IC (Internally Connected) pin directly to VSS.
2 Data Sheet U13188EJ4V0DS00

µPD703003A, 703004A, 703025A
PIN NAMES
A16 to A19: Address Bus P30 to P37: Port 3

AD0 to AD15: Address/Data Bus P40 to P47: Port 4
ADTRG: AD Trigger Input P50 to P57: Port 5
ANI0 to ANI7: Analog Input P60 to P63: Port 6
ANO0, ANO1: Analog Output P70 to P77: Port 7
ASTB: Address Strobe P90 to P96: Port 9
AVDD: Analog Power Supply P110 to P117: Port 11
AVREF1 to AVREF3: Analog Reference Voltage PWM0, PWM1: Pulse Width Modulation
AVSS: Analog Ground RESET: Reset
CVDD: Power Supply for Clock Generator R/W: Read/Write Status
CVSS: Ground for Clock Generator RXD0, RXD1: Receive Data
CKSEL: Clock Select SCK0 to SCK3: Serial Clock
CLKOUT: Clock Output SI0 to SI3: Serial Input
DSTB: Data Strobe SO0 to SO3: Serial Output
HLDAK: Hold Acknowledge TO110, TO111,: Timer Output
HLDRQ: Hold Request TO120, TO121,
IC: Internally Connected TO130, TO131,
INTP110 to INTP113,: Interrupt Request from Peripherals TO140, TO141
INTP120 to INTP123, TCLR11 to TCLR14: Timer Clear
INTP130 to INTP133, TI11 to TI14: Timer Input
INTP140 to INTP143 TXD0, TXD1: Transmit Data
LBEN: Lower Byte Enable UBEN: Upper Byte Enable
MODE: Mode WAIT: Wait
NMI: Non-maskable Interrupt Request X1, X2: Crystal
P00 to P07: Port 0 VDD: Power Supply
P10 to P17: Port 1 VSS: Ground
P20 to P27: Port 2
Data Sheet U13188EJ4V0DS00 3

µPD703003A, 703004A, 703025A
INTERNAL BLOCK DIAGRAM
Mask ROM CPU

NMI ASTB
Instruction
queue DSTB
INTP110 to INTP113 INTC PC
R/W
INTP120 to INTP123 UBEN
Note 1 32-bit
INTP130 to INTP133 LBEN
barrel shifter
INTP140 to INTP143 Multiplier WAIT
16 × 16 → 32 A16 to A19
System BCU
TO110, TO111 AD0 to AD15
registers
TO120, TO121
TO130, TO131 RPU HLDRQ
RAM
TO140, TO141 General-purpose HLDAK
registers ALU
TCLR11 to TCLR14
32 bits × 32
TI11 to TI14 Note 2
SIO
SO0/TXD0
SI0/RXD0 UART0/CSI0
SCK0
BRG0
SO1/TXD1
SI1/RXD1 UART1/CSI1 CKSEL
A/D D/A Port
SCK1 CG CLKOUT
converter converter
BRG1 X1
P110 to P117
P90 to P96
P70 to P77
P60 to P63
P50 to P57
P40 to P47
P30 to P37
P20 to P27
P10 to P17
P00 to P07
X2
ANI0 to ANI7
AVREF1
AVSS
AVDD
ADTRG
ANO0, ANO1
AVREF2, AVREF3
SO2 MODE
SI2 CSI2 RESET
SCK2
BRG2 VDD
SO3 VSS
SI3 CSI3 CVDD
SCK3 CVSS
PWM0, PWM1 PWM
Notes 1. µPD703003A: 128 KB

µPD703004A: 96 KB
µPD703025A: 256 KB
2. µPD703003A, 703004A: 4 KB
µPD703025A: 8 KB

µPD703003A, 703004A, 703025A
CONTENTS
1. DIFFERENCES AMONG PRODUCTS ............................................................................................ 6
2. PIN FUNCTIONS .............................................................................................................................. 7

2.1 Port Pins ................................................................................................................................ 7
2.2 Non-Port Pins ........................................................................................................................ 9
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins .................................... 11
3. ELECTRICAL SPECIFICATIONS .................................................................................................... 14
4. PACKAGE DRAWING ..................................................................................................................... 36
5. RECOMMENDED SOLDERING CONDITIONS ............................................................................... 37

µPD703003A, 703004A, 703025A
1. DIFFERENCES AMONG PRODUCTS
Item µPD703003 µPD703003A µPD703004A µPD703025A µPD70F3003 µPD70F3003A µPD70F3025A

Internal ROM Mask ROM Flash memory
128 KB 96 KB 256 KB 128 KB 256 KB
Internal RAM 4 KB 8 KB 4 KB 8 KB
Operation Normal Single-chip Implemented
mode operation mode
mode ROM-less Implemented Not implemented Implemented Not implemented
mode
Flash memory Not implemented Implemented
programming mode
VPP pin Not implemented Implemented
Value of CKC register after reset 00H MODE = 0: 03H 00H MODE = 0: 03H
MODE = 1: 00H MODE = 1: 00H
Electrical specifications Power consumption levels vary (see specific product’s data sheet).
Other Depending on the products, noise tolerance and noise emission will vary due to the
differences in circuit scale and mask layout.

µPD703003A, 703004A, 703025A
2. PIN FUNCTIONS
2.1 Port Pins

(1/2)
Pin Name I/O Function Alternate Function
P00 I/O Port 0 TO110
P01 8-bit I/O port TO111
Input/output can be specified in 1-bit units.
P02 TCLR11
P03 TI11
P04 INTP110
P05 INTP111
P06 INTP112
P07 INTP113/ADTRG
P12 TCLR12
P13 TI12
P14 INTP120
P15 INTP121/SO2
P16 INTP122/SI2
P17 INTP123/SCK2
P20 I/O Port 2 PWM0
P21 8-bit I/O port PWM1
P22 TXD0/SO0
P23 RXD0/SI0
P24 SCK0
P25 TXD1/SO1
P26 RXD1/SI1
P27 SCK1
P32 TCLR13
P33 TI13
P34 INTP130
P35 INTP131/SO3
P36 INTP132/SI3
P37 INTP133/SCK3
P40 to P47 I/O Port 4 AD0 to AD7
8-bit I/O port
P50 to P57 I/O Port 5 AD8 to AD15
8-bit I/O port

µPD703003A, 703004A, 703025A
(2/2)
P60 to P63 I/O Port 6 A16 to A19
4-bit I/O port
P70 to P77 Input Port 7 ANI0 to ANI7
8-bit input port
P90 I/O Port 9 LBEN
P91 7-bit I/O port UBEN
P92 R/W
P93 DSTB
P94 ASTB
P95 HLDAK
P96 HLDRQ
P112 TCLR14
P113 TI14
P114 INTP140
P115 INTP141
P116 INTP142
P117 INTP143

µPD703003A, 703004A, 703025A
2.2 Non-Port Pins

(1/2)
TO110 Output Pulse signal output from timers 11 to 14 P00
TO111 P01
TO120 P10
TO121 P11
TO130 P30
TO131 P31
TO140 P110
TO141 P111
TCLR11 Input External clear signal input for timers 11 to 14 P02
TCLR12 P12
TCLR13 P32
TCLR14 P112
TI11 Input External count clock input for timers 11 to 14 P03
TI12 P13
TI13 P33
TI14 P113
INTP110 Input External maskable interrupt request input, also used as external capture P04
INTP111 trigger input for timer 11 P05
INTP112 P06
INTP113 P07/ADTRG
INTP121 trigger input for timer 12 P15/SO2
INTP122 P16/SI2
INTP123 P17/SCK2
INTP131 trigger input for timer 13 P35/SO3
INTP132 P36/SI3
INTP133 P37/SCK3
INTP141 trigger input for timer 14 P115
INTP142 P116
INTP143 P117
SO0 Output Serial transmit data output (3-wire) for CSI0 to CSI3 P22/TXD0
SO1 P25/TXD1
SO2 P15/INTP121
SO3 P35/INTP131
SI0 Input Serial receive data input (3-wire) for CSI0 to CSI3 P23/RXD0
SI1 P26/RXD1
SI2 P16/INTP122
SI3 P36/INTP132

µPD703003A, 703004A, 703025A
(2/2)
SCK0 I/O Serial clock I/O (3-wire) for CSI0 to CSI3 P24
SCK1 P27
SCK2 P17/INTP123
SCK3 P37/INTP133
TXD0 Output Serial transmit data output for UART0 and UART1 P22/SO0
TXD1 P25/SO1
RXD0 Input Serial receive data input for UART0 and UART1 P23/SI0
RXD1 P26/SI1
PWM0 Output PWM pulse signal output P20
PWM1 P21
AD0 to AD7 I/O 16-bit multiplexed address/data bus for external memory expansion P40 to P47
AD8 to AD15 P50 to P57
A16 to A19 Output Higher address bus used for external memory expansion P60 to P63
LBEN Output External data bus’s lower byte enable signal output P90
UBEN External data bus’s higher byte enable signal output P91
R/W Output External read/write status output P92
DSTB External data strobe signal output P93
ASTB External address strobe signal output P94
HLDAK Output Bus hold acknowledge output P95
HLDRQ Input Bus hold request input P96
ANI0 to ANI7 Input Analog input to A/D converter P70 to P77
ANO0, ANO1 Output Analog output from D/A converter —
NMI Input Non-maskable interrupt request input —
CLKOUT Output System clock output —
CKSEL Input Input for specifying clock generator’s operation mode CVDD
WAIT Input Control signal input for inserting wait in bus cycle —
MODE Input Operation mode specification —
RESET Input System reset input —
X1 Input Resonator connection for system clock. Input is via X1 when using an —
X2 — external clock. —
ADTRG Input A/D converter external trigger input P07/INTP113
AVREF1 Input Reference voltage input for A/D converter —
AVREF2 Input Reference voltage input for D/A converter —
AVREF3 —
AVDD — Positive power supply for A/D converter —
AVSS — Ground potential for A/D converter —
CVDD — Positive power supply for on-chip clock generator CKSEL
CVSS — Ground potential for on-chip clock generator —
VDD — Positive power supply —
VSS — Ground potential —
IC — Internally connected pin (Connect directly to VSS) —

µPD703003A, 703004A, 703025A
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 2-1.
Figure 2-1 illustrates the various circuit types using partially abridged diagrams.
When connecting to VDD or VSS via a resistor, a resistance value in the range of 1 to 10 kΩ is recommended.
Table 2-1. Types of Pin Input/Output Circuits (1/2)
Pin Name Input/Output Circuit Type Recommended Connection of Unused Pins

P00/TO110, P01/TO111 5 Input: Independently connect to VDD or VSS via a resistor.
P02/TCLR11, P03/TI11, 8 Output: Leave open.
P04/INTP110 to P07/INTP113/ADTRG
P10/TO120, P11/TO121 5
P12/TCLR12, P13/TI12 8
P14/INTP120
P15/INTP121/SO2
P16/INTP122/SI2
P17/INTP123/SCK2
P20/PWM0, P21/PWM1 5
P22/TXD0/SO0
P23/RXD0/SI0, P24/SCK0 8
P25/TXD1/SO1 5
P26/RXD1/SI1, P27/SCK1 8
P30/TO130, P31/TO131 5
P32/TCLR13, P33/TI13 8
P34/INTP130
P35/INTP131/SO3 10-A
P36/INTP132/SI3
P37/INTP133/SCK3
P40/AD0 to P47/AD7 5
P50/AD8 to P57/AD15
P60/A16 to P63/A19
P70/ANI0 to P77/ANI7 9 Connect directly to VSS.
P90/LBEN 5 Input: Independently connect to VDD or VSS via a resistor.
P91/UBEN Output: Leave open.
P92/R/W
P93/DSTB
P94/ASTB
P95/HLDAK
P96/HLDRQ
P110/TO140, P111/TO141
P112/TCLR14, P113/TI14 8
P114/INTP140 to P117/INTP143
ANO0, ANO1 12 Leave open.
NMI 2 Connect directly to VSS.

µPD703003A, 703004A, 703025A
Table 2-1. Types of Pin Input/Output Circuits (2/2)
Pin Name Input/Output Circuit Type Recommended Connection of Unused Pins

CLKOUT 3 Leave open.
WAIT 1 Connect directly to VDD.
MODE 2 —
RESET
CVDD/CKSEL
AVREF1 to AVREF3, AVSS — Connect directly to VSS.
AVDD — Connect directly to VDD.
IC — Connect directly to VSS.

µPD703003A, 703004A, 703025A
Figure 2-1. Pin Input/Output Circuits
Type 1 Type 8
VDD
VDD Data P-ch

IN/OUT
P-ch
IN Output N-ch
disable
N-ch
Type 2 Type 9
P-ch
IN + Comparator
–
IN N-ch
VREF (threshold voltage)
Input enable
Schmitt-triggered input with hysteresis characteristics
Type 3 Type 10-A VDD
VDD Pull-up
P-ch
enable
VDD
P-ch
OUT Data
P-ch
N-ch IN/OUT
Open drain
N-ch
Output disable
Type 5 Type 12
VDD
Data P-ch
IN/OUT
P-ch
Output N-ch Analog output voltage OUT
disable N-ch
Input
enable

µPD703003A, 703004A, 703025A
3. ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings (TA = 25°C)
Parameter Symbol Conditions Ratings Unit

Power supply voltage VDD VDD pin –0.5 to +7.0 V
CVDD CVDD pin –0.5 to VDD + 0.3 V
CVSS CVSS pin –0.5 to +0.5 V
AVDD AVDD pin –0.5 to VDD + 0.3 V
AVSS AVSS pin –0.5 to +0.5 V
Input voltage VI1 Note, VDD = 5.0 V ±10% –0.5 to VDD + 0.3 V
Clock input voltage VK X1 pin, VDD = 5.0 V ±10% –0.5 to VDD + 1.0 V
Output current, low IOL Per pin 4.0 mA
Total for all pins 100 mA
Output current, high IOH Per pin –4.0 mA
Total for all pins –100 mA
Output voltage VO VDD = 5.0 V ±10% –0.5 to VDD + 0.3 V
Analog input voltage VIAN P70/ANI0 to P77/ANI7 AVDD > VDD –0.5 to VDD + 0.3 V
VDD ≥ AVDD –0.5 to AVDD + 0.3 V
Analog reference input voltage AVREF AVREF1 to AVREF3 AVDD > VDD –0.5 to VDD + 0.3 V
VDD ≥ AVDD –0.5 to AVDD + 0.3 V
Operating ambient temperature TA –40 to +85 °C
Storage temperature Tstg –65 to +150 °C
Note X1, P70/ANI0 to P77/ANI7, and AVREF1 to AVREF3 are excluded.
Cautions 1. Be sure to avoid direct connections among the IC device output (or I/O) pins and between
VDD or VCC and GND. However, open-drain pins and open collector pins can be directly
connected. A direct connection to an external circuit can be made to avoid conflicting output
from high-impedance pins if the external circuit is designed for the correct timing.
2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for
any parameter. That is, the absolute maximum ratings are rated values at which the product
is on the verge of suffering physical damage, and therefore the product must be used under
conditions that ensure that the absolute maximum ratings are not exceeded.
The ratings and conditions shown below for DC characteristics and AC characteristics are
within the range for normal operation and quality assurance.
Capacitance (TA = 25°C, VDD = VSS = 0 V)
Parameter Symbol Condition MIN. TYP. MAX. Unit

Input capacitance CI fC = 1 MHz 15 pF
I/O capacitance CIO Unmeasured pins returned to 0 V. 15 pF
Output capacitance CO 15 pF

µPD703003A, 703004A, 703025A
Operating Conditions
Operation Mode Internal Operating Operating Ambient Power Supply

Clock Frequency (φ) Temperature (TA) Voltage (VDD)
Direct mode, PLL mode 2 to 33 MHzNote 1 –40 to +85°C 5.0 V ±10%
5 to 33 MHzNote 2 –40 to +85°C 5.0 V ±10%
Notes 1. When not using A/D converter

2. When using A/D converter
Recommended Oscillator
(1) Ceramic resonator connection (TA = –40 to +85°C)
(a) µPD703003A, 703004A
X1 X2
Rd
C1 C2
Manufacturer Part Number Oscillation Recommended Oscillation Oscillation

Frequency Circuit Constant Voltage Range Stabilization Time
fXX (MHz) C1 (pF) C2 (pF) Rd (Ω) MIN. (V) MAX. (V) (MAX.) TOST (ms)
Kyocera KBR-5.0MSA/MSB 5.0 33 33 680 4.5 5.5 0.14
Corporation KBR-5.0MKC 5.0 On-chip On-chip 680 4.5 5.5 0.14
KBR-5.0MKD 5.0 On-chip On-chip 680 4.5 5.5 0.14
KBR-5.0MKS 5.0 On-chip On-chip 680 4.5 5.5 0.14
PBRC5.00A 5.0 33 33 680 4.5 5.5 0.14
PBRC5.00B 5.0 On-chip On-chip 680 4.5 5.5 0.14
KBR-6.6MSA/MSB 6.6 33 33 — 4.5 5.5 0.10
KBR-6.6MKC 6.6 On-chip On-chip — 4.5 5.5 0.10
KBR-6.6MKD 6.6 On-chip On-chip — 4.5 5.5 0.10
KBR-6.6MKS 6.6 On-chip On-chip — 4.5 5.5 0.10
PBRC6.60A 6.6 33 33 — 4.5 5.5 0.10
PBRC6.60B 6.6 On-chip On-chip — 4.5 5.5 0.10
TDK CCR5.0MC3 5.0 On-chip On-chip — 4.5 5.5 0.18
FCR5.0MC5 5.0 On-chip On-chip — 4.5 5.5 0.16
CCR6.6MC3 6.6 On-chip On-chip — 4.5 5.5 0.17
Murata Mfg. CSA5.00MG040 5.0 100 100 — 4.5 5.5 0.31
Co., Ltd. CST5.00MGW040 5.0 On-chip On-chip — 4.5 5.5 0.31
CSA6.60MTZ040 6.6 100 100 — 4.5 5.5 0.30
CST6.60MTW040 6.6 On-chip On-chip — 4.5 5.5 0.30
Cautions 1. Put the oscillator as close to the X1 and X2 pins as possible.

2. Do not cross the wiring with the other signal lines in the area enclosed by the broken lines.
3. Sufficiently evaluate the matching between the µPD703003A or 703004A and the resonator.

µPD703003A, 703004A, 703025A
(b) µPD703025A
X1 X2
Rd
C1 C2
Manufacturer Part Number Oscillation Recommended Oscillation Oscillation

Frequency Circuit Constant Voltage Range Stabilization Time
fXX (MHz) C1 (pF) C2 (pF) Rd (Ω) MIN. (V) MAX. (V) (MAX.) TOST (ms)
TDK CCR4.0MC3 4.0 On-chip On-chip — 4.5 5.5 0.28
CCR5.0MC3 5.0 On-chip On-chip — 4.5 5.5 0.20
Murata Mfg. CSA4.00MG040 4.0 100 100 — 4.5 5.5 0.20
Co., Ltd. CST4.00MGW040 4.0 On-chip On-chip — 4.5 5.5 0.20
CSTS0400MG06 4.0 On-chip On-chip — 4.5 5.5 0.16
CSA6.60MTZ040 6.6 100 100 — 4.5 5.5 0.20
CST6.60MTW040 6.6 On-chip On-chip — 4.5 5.5 0.20
CSTS0660MG06 6.6 On-chip On-chip — 4.5 5.5 0.09
Cautions 1. Put the oscillator as close to the X1 and X2 pins as possible.

2. Do not cross the wiring with the other signal lines in the area enclosed by the broken lines.
3. Sufficiently evaluate the matching between µPD703025A and the resonator.
(2) External clock input
X1 X2
Open
High-speed CMOS inverter

External clock
Cautions 1. Put the high-speed CMOS inverter as close to the X1 pin as possible.
2. Sufficiently evaluate the matching between the µPD703003A, 703004A, or 703025A
and the high-speed CMOS inverter.

µPD703003A, 703004A, 703025A
DC Characteristics (TA = –40 to +85°C, VDD = 5.0 V ±10%, VSS = 0 V) (1/2)
Parameter Symbol Conditions MIN. TYP. MAX. Unit

Input voltage, high VIH Except for X1 and pins listed in Note 2.2 VDD + 0.3 V
Note 0.8VDD VDD + 0.3 V
Input voltage, low VIL Except for X1 and pins listed in Note –0.5 +0.8 V
Note –0.5 0.2VDD V
Clock input voltage, high VXH X1 0.8VDD VDD + 0.5 V
Clock input voltage, low VXL X1 –0.5 +0.6 V
Schmitt-triggered input VT + Note, rising edge 3.0 V
Threshold voltage VT – Note, falling edge 2.0 V
Schmitt-triggered input hysteresis width VT+ – V T– Note 0.5 V
Output voltage, high VOH IOH = –2.5 mA 0.7VDD V
IOH = –100 µA VDD – 0.4 V
Output voltage, low VOL IOL = 2.5 mA 0.45 V
Input leakage current, high ILIH VI = VDD 10 µA
Input leakage current, low ILIL VI = 0 V –10 µA
Output leakage current, high ILOH VO = VDD 10 µA
Output leakage current, low ILOL VO = 0 V –10 µA
Software pull-up resistor R P35/INTP131/SO3, 15 40 90 kΩ
P36/INTP132/SI3,
P37/INTP133/SCK3
Note P02/TCLR11, P03/TI11, P04/INTP110 to P07/INTP113, P12/TCLR12, P13/TI12, P14/INTP120, P15/

INTP121/SO2, P16/INTP122/SI2, P17/INTP123/SCK2, P23/RXD0/SI0, P24/SCK0, P26/RXD1/SI1, P27/
SCK1, P32/TCLR32, P33/TI13, P34/INTP130, P35/INTP131/SO3, P36/INTP132/SI3, P37/INTP133/SCK3,
P112/TCLR14, P113/TI14, P114/INTP140 to P117/INTP143, RESET, NMI, MODE
Remarks 1. TYP. values are reference values for when TA = 25°C and VDD = 5.0 V.
2. φ = Internal system clock frequency

µPD703003A, 703004A, 703025A
DC Characteristics (TA = –40 to +85°C, VDD = 5.0 V ±10%, VSS = 0 V) (2/2)

Power µPD703003A, When IDD1 Direct modeNote 1.9 × φ + 5 2.1 × φ + 17 mA
supply 703004A operating PLL modeNote 2.0 × φ + 7 2.2 × φ + 20 mA
current In IDD2 Direct modeNote 1.2 × φ + 5 1.3 × φ + 13 mA
HALT mode PLL modeNote 1.3 × φ + 7 1.4 × φ + 15 mA
In IDD3 Direct modeNote 8 × φ + 300 10 × φ + 500 µA
IDLE mode PLL modeNote 0.1 × φ + 2 0.2 × φ + 3 mA
In IDD4 2 50 µA
STOP mode
µPD703025A When IDD1 Direct modeNote 2.5 × φ + 2 2.8 × φ + 16.5 mA

operating PLL modeNote 2.6 × φ + 4 2.9 × φ +19.5 mA
In IDD2 Direct modeNote 1.3 × φ + 5 1.4 × φ + 13 mA
HALT mode PLL modeNote 1.3 × φ + 10 1.4 × φ + 18 mA
In IDD3 Direct modeNote 8 × φ + 300 10 × φ + 500 µA
IDLE mode PLL modeNote 0.1 × φ + 2 0.2 × φ + 3 mA
In IDD4 2 50 µA
STOP mode
Note When using A/D converter: φ = 5 to 33 MHz

When not using A/D converter: φ = 2 to 33 MHz
Remarks 1. TYP. values are reference values for when TA = 25°C and VDD = 5.0 V. The power supply current
does not include AVREF1 to AVREF3 or the current that flows across a software pull-up resistor.
2. φ = Internal system clock frequency

µPD703003A, 703004A, 703025A
Data Retention Characteristics (TA = –40 to +85°C)

Data retention voltage VDDDR STOP mode 1.5 5.5 V
Data retention current IDDDR VDD = VDDDR –40°C ≤ TA ≤ +50°C 0.2VDDDR 50 µA
50°C < TA ≤ 85°C 0.2VDDDR 200 µA
Power supply voltage rise time tRVD 200 µs
Power supply voltage fall time tFVD 200 µs
Power supply voltage hold time tHVD 0 ms
(vs. STOP mode setting)
STOP mode release signal input time tDREL Note 0 ns
Data retention high-level input voltage VIHDR Note 0.9VDDDR VDDDR V
Data retention low-level input voltage VILDR 0 0.1VDDDR V
Note P02/TCLR11, P03/TI11, P04/INTP110 to P07/INTP113, P12/TCLR12, P13/TI12, P14/INTP120, P15/

SCK1, P32/TCLR32, P33/TI13, P34/INTP130, P35/INTP131/SO3, P36/INTP132/SI3, P37/INTP133/SCK3,
P112/TCLR14, P113/TI14, P114/INTP140 to P117/INTP143, RESET, NMI, MODE, X1
Remark TYP. values are reference values for when TA = 25°C and VDD = 5.0 V.
STOP mode setting (fifth clock after PSC register is set)
VDD VDD
VDD
VDDDR
tDREL
tHVD tFVD tRVD
RESET (input)
VIHDR
NMI (input)
(Released at falling edge) VIHDR
NMI (input)
(Released at rising edge)
VILDR

µPD703003A, 703004A, 703025A
AC Characteristics (TA = –40 to +85°C, VDD = 5.0 V ±10%, VSS = 0 V)
AC test input waveform
(a) P02/TCLR11, P03/TI11, P04/INTP110 to P07/INTP113, P12/TCLR12, P13/TI12, P14/INTP120, P15/INTP121/

SO2, P16/INTP122/SI2, P17/INTP123/SCK2, P23/RXD0/SI0, P24/SCK0, P26/RXD1/SI1, P27/SCK1, P32/
TCLR32, P33/TI13, P34/INTP130, P35/INTP131/SO3, P36/INTP132/SI3, P37/INTP133/SCK3, P112/TCLR14,
P113/TI14, P114/INTP140 to P117/INTP143, RESET, NMI, MODE, X1
VDD
0.8VDD Point of 0.8VDD
mesurement
0.2VDD 0.2VDD
0V
(b) Pins other than those listed in (a) above
2.4 V
2.2 V Point of 2.2 V
0.8 V mesurement 0.8 V

0.4 V
AC test output measurement points
2.2 V 2.2 V
Point of
0.8 V mesurement 0.8 V
Load condition
DUT
(Device under testing)
CL = 50 pF
Caution In cases where the load capacitance is greater than 50 pF due to the circuit configuration, insert
a buffer or other element to reduce the device’s load capacitance to below 50 pF.

µPD703003A, 703004A, 703025A
(1) Clock timing
Parameter Symbol Conditions 25 MHz Version 33 MHz Version Unit

MIN. MAX. MIN. MAX.
X1 input cycle <1> tCYX Direct mode 20 Note 1 15 Note 1 ns
PLL mode (PLL locked) 200 Note 1 151 Note 1 ns
X1 input high-level width <2> tWXH Direct mode 7 6 ns
PLL mode 80 60 ns
X1 input low-level width <3> t WXL Direct mode 7 6 ns
PLL mode 80 60 ns
X1 input rise time <4> tXR Direct mode 7 7 ns
PLL mode 15 10 ns
X1 input fall time <5> t XF Direct mode 7 7 ns

PLL mode 15 10 ns
CPU operating frequency – φ Note 2 25 Note 2 33 MHz
CLKOUT output cycle <6> tCYK 40 Note 3 30 Note 3 ns
CLKOUT input high-level width <7> tWKH 0.5T – 5 0.5T – 5 ns
CLKOUT input low-level width <8> tWKL 0.5T – 5 0.5T – 5 ns
CLKOUT input rise time <9> tKR 5 5 ns
CLKOUT input fall time <10> tKF 5 5 ns
Delay time from X1↓ to CLKOUT <11> tDXK Direct mode 3 17 3 17 ns
Notes 1. When using A/D converter: 100 ns

When not using A/D converter: 250 ns
2. When using A/D converter: 5 MHz
When not using A/D converter: 2 MHz
3. When using A/D converter: 200 ns
When not using A/D converter: 500 ns
Remark T = tCYK
<1>
<2> <3>
X1 (input)
<4> <5>
<6>
<11> <11> <7> <8>
CLKOUT (output)
<9> <10>

µPD703003A, 703004A, 703025A
(2) Input waveform
(a) P02/TCLR11, P03/TI11, P04/INTP110 to P07/INTP113, P12/TCLR12, P13/TI12, P14/INTP120, P15/

SCK1, P32/TCLR32, P33/TI13, P34/INTP130, P35/INTP131/SO3, P36/INTP132/SI3, P37/INTP133/
SCK3, P112/TCLR14, P113/TI14, P114/INTP140 to P117/INTP143, RESET, NMI, MODE

MIN. MAX. MIN. MAX.
Input rise time <12> tIR2 20 20 ns
Input fall time <13> tIF2 20 20 ns
VDD
0.8VDD 0.8VDD
Input signal
0.2VDD 0.2VDD
0V
<13> <12>
(b) Pins other than those listed in (a) above

MIN. MAX. MIN. MAX.
Input rise time <14> tIR1 10 10 ns
Input fall time <15> tIF1 10 10 ns
2.4 V
2.2 V 2.2 V
Input signal
0.8 V 0.8 V
0.4 V
<15> <14>
(3) Output waveform (other than CLKOUT)

MIN. MAX. MIN. MAX.
Output rise time <16> tOR 10 10 ns
Output fall time <17> tOF 10 10 ns
2.2 V 2.2 V
Output signal
0.8 V 0.8 V
<16> <17>

µPD703003A, 703004A, 703025A
(4) Reset timing

MIN. MAX. MIN. MAX.
RESET high-level width <18> tWRSH 500 500 ns
RESET low-level width <19> tWRSL When power supply is ON 500 + TOST 500 + TOST ns
and STOP mode has been
released
Other than when power 500 500 ns
supply is ON and STOP
mode has been released
Remark TOST: Oscillation stabilization time
<18> <19>
RESET (input)

µPD703003A, 703004A, 703025A
(5) Read timing (1/2)

MIN. MAX. MIN. MAX.
Delay time from CLKOUT↑ to address <20> tDKA 3 20 3 20 ns
Delay time from CLKOUT↑ to R/W, UBEN, LBEN <78> tDKA2 –2 +13 –2 +13 ns
Delay time from CLKOUT↑ to address float <21> tFKA 3 15 3 15 ns
Delay time from CLKOUT↓ to ASTB <22> tDKST 3 15 3 15 ns
Delay time from CLKOUT↑ to DSTB <23> tDKD 3 15 3 15 ns
Data input setup time (to CLKOUT↑) <24> tSIDK 5 5 ns
Data input hold time (from CLKOUT↑) <25> tHKID 5 5 ns
WAIT setup time (to CLKOUT↓) <26> tSWTK 5 5 ns
WAIT hold time (from CLKOUT↓) <27> tHKWT 5 5 ns
Address hold time (from CLKOUT↑) <28> tHKA 0 0 ns
Address setup time (to ASTB↓) <29> tSAST –40°C ≤ TA ≤ +70°C 0.5T – 10 0.5T – 10 ns
70°C < TA ≤ 85°C 0.5T – 12 0.5T – 12 ns
Address hold time (from ASTB↓) <30> tHSTA 0.5T – 10 0.5T – 10 ns
Delay time from DSTB↓ to address float <31> tFDA 0 0 ns
Data input setup time (to address) <32> tSAID –40°C ≤ TA ≤ +70°C (2 + n)T – 22 (2 + n)T – 22 ns
70°C < TA ≤ 85°C (2 + n)T – 25 (2 + n)T – 25 ns
Data input setup time (to DSTB↓) <33> tSDID –40°C ≤ TA ≤ +70°C (1 + n)T – 20 (1 + n)T – 20 ns
70°C < TA ≤ 85°C (1 + n)T – 24 (1 + n)T – 24 ns
Delay time from ASTB↓ to DSTB↓ <34> tDSTD 0.5T – 10 0.5T – 10 ns
Data input hold time (from DSTB↑) <35> tHDID 0 0 ns
Delay time from DSTB↑ to address output <36> tDDA (1 + i)T (1 + i)T ns
Delay time from DSTB↑ to ASTB↑ <37> tDDSTH 0.5T – 10 0.5T – 10 ns
Delay time from DSTB↑ to ASTB↓ <38> tDDSTL (1.5 + i)T – 10 (1.5 + i)T – 10 ns
DSTB low-level width <39> tWDL –40°C ≤ TA ≤ +70°C (1 + n)T – 10 (1 + n)T – 10 ns
70°C < TA ≤ 85°C (1 + n)T – 13 (1 + n)T – 13 ns
ASTB high-level width <40> tWSTH T – 10 T – 10 ns
WAIT setup time (to address) <41> tSAWT1 n ≥ 1, –40°C ≤ TA ≤ +70°C 1.5T – 20 1.5T – 20 ns
n ≥ 1, 70°C < TA ≤ 85°C 1.5T – 24 1.5T – 24 ns
<42> tSAWT2 n ≥ 1, –40°C ≤ TA ≤ +70°C (1.5 + n)T – 20 (1.5 + n)T – 20 ns
n ≥ 1, 70°C < TA ≤ 85°C (1.5 + n)T – 24 (1.5 + n)T – 24 ns
WAIT hold time (from address) <43> tHAWT1 n≥1 (0.5 + n)T (0.5 + n)T ns
<44> tHAWT2 n≥1 (1.5 + n)T (1.5 + n)T ns
WAIT setup time (to ASTB↓) <45> tSSTWT1 n ≥ 1, –40°C ≤ TA ≤ +70°C T – 18 T – 18 ns
n ≥ 1, 70°C < TA ≤ 85°C T – 20 T – 20 ns
<46> tSSTWT2 n≥1 (1 + n)T – 15 (1 + n)T – 15 ns
WAIT hold time (from ASTB↓) <47> tHSTWT1 n≥1 nT nT ns
<48> tHSTWT2 n≥1 (1 + n)T (1 + n)T ns
Remarks 1. T = tCYK
2. n indicates the number of wait clocks that are inserted during a bus cycle. The sampling timing may
vary when using the programmable wait insertion function.
3. i indicates the number of idle states (0 or 1) that are inserted after a read cycle.
4. Maintain at least one of the two data input hold times, either tHKID (<25>) or tHDID (<35>).

µPD703003A, 703004A, 703025A
(5) Read timing (2/2): 1 wait
T1 T2 TW T3
CLKOUT (output)
<20> <28>
A16 to A19 (output)
<78>
R/W (output)
UBEN (output)
LBEN (output)
<32>
<21> <24> <25>
AD0 to AD15 (I/O) A0 to A15 (output) D0 to D15 (input)
<22> <35>
<29> <30> <22>
ASTB (output)
<40> <37>
<23><31>
<34> <33> <23> <36>
DSTB (output)
<38>
<39>
<45> <26> <27> <26> <27>
<47>
<46>
<48>
WAIT (input)
<41>
<43>
<42>
<44>
Remark Broken lines indicate high impedance.

µPD703003A, 703004A, 703025A
(6) Write timing (1/2)

MIN. MAX. MIN. MAX.
Delay time from CLKOUT↑ to address <20> tDKA 3 20 3 20 ns
Delay time from CLKOUT↑ to R/W, UBEN, LBEN <78> tDKA2 –2 +13 –2 +13 ns
Delay time from CLKOUT↓ to ASTB <22> tDKST 3 15 3 15 ns
Delay time from CLKOUT↑ to DSTB <23> tDKD 3 15 3 15 ns
WAIT setup time (to CLKOUT↓) <26> tSWTK 5 5 ns
WAIT hold time (from CLKOUT↓) <27> tHKWT 5 5 ns
Address hold time (from CLKOUT↑) <28> tHKA 0 0 ns
Address setup time (to ASTB↓) <29> tSAST –40°C ≤ TA ≤ +70°C 0.5T – 10 0.5T – 10 ns
70°C < TA ≤ 85°C 0.5T – 12 0.5T – 12 ns
Address hold time (from ASTB↓) <30> tHSTA 0.5T – 10 0.5T – 10 ns
Delay time from ASTB↓ to DSTB↓ <34> tDSTD 0.5T – 10 0.5T – 10 ns
Delay time from DSTB↓ to ASTB↓ <37> tDDSTH 0.5T – 10 0.5T – 10 ns
DSTB low-level width <39> tWDL –40°C ≤ TA ≤ +70°C (1 + n)T – 10 (1 + n)T – 10 ns
70°C < TA ≤ 85°C (1 + n)T – 13 (1 + n)T – 13 ns
ASTB high-level width <40> tWSTH T – 10 T – 10 ns
WAIT setup time (to address) <41> tSAWT1 n ≥ 1, –40°C ≤ TA ≤ +70°C 1.5T – 20 1.5T – 20 ns
n ≥ 1, 70°C < TA ≤ 85°C 1.5T – 24 1.5T – 24 ns
<42> tSAWT2 n ≥ 1, –40°C ≤ TA ≤ +70°C (1.5 + n)T – 20 (1.5 + n)T – 20 ns
n ≥ 1, 70°C < TA ≤ 85°C (1.5 + n)T – 24 (1.5 + n)T – 24 ns
WAIT hold time (from address) <43> tHAWT1 n≥1 (0.5 + n)T (0.5 + n)T ns
<44> tHAWT2 n≥1 (1.5 + n)T (1.5 + n)T ns
WAIT setup time (to ASTB↓) <45> tSSTWT1 n ≥ 1, –40°C ≤ TA ≤ +70°C T – 18 T – 18 ns
n ≥ 1, 70°C < TA ≤ 85°C T – 20 T – 20 ns
<46> tSSTWT2 n≥1 (1 + n)T – 15 (1 + n)T – 15 ns
WAIT hold time (from ASTB↓) <47> tHSTWT1 n≥1 nT nT ns
<48> tHSTWT2 n≥1 (1 + n)T (1 + n)T ns
Delay time from <49> tDKOD –40°C ≤ TA ≤ +70°C 20 20 ns
CLKOUT↑ to data output 70°C < TA ≤ 85°C 23 23 ns
Delay time from DSTB↓ to data output <50> tDDOD 10 10 ns
Data output hold time (from CLKOUT↑) <51> tHKOD 0 0 ns
Data output setup time (to DSTB↑) <52> tSODD (1 + n)T – 15 (1 + n)T – 15 ns
Data output hold time (from DSTB↑) <53> tHDOD T – 10 T – 10 ns
Remarks 1. T = tCYK

µPD703003A, 703004A, 703025A
(6) Write timing (2/2): 1 wait
T1 T2 TW T3
CLKOUT (output)
<20> <28>
A16 to A19 (output)
<78>
R/W (output)
UBEN (output)
LBEN (output)
<49> <51>
AD0 to AD15 (I/O) A0 to A15 (output) D0 to D15 (output)
<22>
<29> <30> <22>
ASTB (output)
<40> <23> <23> <37>
<34> <50> <52> <53>
DSTB (output)
<39>
<45> <26> <27> <26> <27>
<47>
<46>
<48>
WAIT (input)
<41>
<43>
<42>
<44>

µPD703003A, 703004A, 703025A
(7) Bus hold timing (1/2)
Parameter Symbol Conditions 25 MHz Version 33 MHz Version Units

MIN. MAX. MIN. MAX.
HLDRQ setup time (to CLKOUT↓) <54> tSHQK 5 5 ns
HLDRQ hold time (from CLKOUT↓) <55> tHKHQ 5 5 ns
HLDAK delay time from CLKOUT↑ <56> tDKHA 20 20 ns
HLDRQ high-level width <57> tWHQH T + 10 T + 10 ns
HLDAK low-level width <58> tWHAL –40°C ≤ TA ≤ +70°C T – 10 T – 10 ns
70°C < TA ≤ 85°C T – 12 T – 12 ns
Delay time from CLKOUT↑ to bus float <59> tDKF 20 20 ns
Delay time from HLDAK↑ to bus output <60> tDHAC –3 –3 ns
Delay time from HLDRQ↓ to HLDAK↓ <61> tDHQHA1 (2n + 7.5)T + 20 (2n + 7.5)T + 20 ns
Delay time from HLDRQ↑ to HLDAK↑ <62> tDHQHA2 0.5T 1.5T + 20 0.5T 1.5T + 20 ns
Remarks 1. T = tCYK

µPD703003A, 703004A, 703025A
(7) Bus hold timing (2/2)
TH TH TH TH TI
CLKOUT (output)
<54>
<54><55>
<57>
HLDRQ (input)
<56> <56>
<61> <62>
HLDAK (output)
<58>
<60>
<59>
A16 to A19 (output),

Note
D0 to D15
AD0 to AD15 (I/O)
(input or output)
ASTB (output)
DSTB (output)
R/W (output)
Note UBEN (output), LBEN (output)

µPD703003A, 703004A, 703025A
(8) Interrupt timing

MIN. MAX. MIN. MAX.
NMI high-level width <63> tWNIH 500 500 ns
NMI low-level width <64> tWNIL 500 500 ns
INTPn high-level width <65> tWITH n = 110 to 113, 120 to 123, 3T + 10 3T + 10 ns
130 to 133, 140 to 143
INTPn low-level width <66> tWITL n = 110 to 113, 120 to 123, 3T + 10 3T + 10 ns
130 to 133, 140 to 143
Remark T = tCYK
<63> <64>
NMI (input)
<65> <66>
INTPn (input)
Remark n = 110 to 113, 120 to 123, 130 to 133, 140 to 143

µPD703003A, 703004A, 703025A
(9) CSI timing (1/2)
(a) Master mode
(i) Timing of CSI0 to CSI2

MIN. MAX. MIN. MAX.
SCKn cycle <67> tCYSK1 Output 160 120 ns
SCKn high-level width <68> tWSKH1 Output 0.5tCYSK1 – 20 0.5tCYSK1 – 20 ns
SCKn low-level width <69> tWSKL1 Output 0.5tCYSK1 – 20 0.5tCYSK1 – 20 ns
SIn setup time (to SCKn↑) <70> tSSISK1 30 30 ns
SIn hold time (from SCKn↑) <71> tHSKSI1 0 0 ns
SOn output delay time (from SCKn↓) <72> tDSKSO1 18 18 ns
SOn output hold time (from SCKn↑) <73> tHSKSO1 0.5tCYSK1 – 5 0.5tCYSK1 – 5 ns
Remark n = 0 to 2
(ii) Timing of CSI3

MIN. MAX. MIN. MAX.
SCK3 cycle <67> tCYSK3 Output RL = 1.5 kΩ 500 500 ns
SCK3 high-level width <68> tWSKH3 Output CL = 50 pF 0.5tCYSK3 – 70 0.5tCYSK3 – 70 ns
SCK3 low-level width <69> tWSKL3 Output 0.5tCYSK3 – 70 0.5tCYSK3 – 70 ns
SI3 setup time (to SCK3↑) <70> tSSISK3 100 100 ns
SI3 hold time (from SCK3↑) <71> tHSKSI3 50 50 ns
SO3 output delay time (from SCK3↓) <72> tDSKSO3 RL = 1.5 kΩ 150 150 ns
SO3 output hold time (from SCK3↑) <73> tHSKSO3 CL = 50 pF 0.5tCYSK3 – 5 0.5tCYSK3 – 5 ns
Remark RL and CL are the load resistance and load capacitance of the SCK3 and SO3 output lines.
(b) Slave mode
(i) Timing of CSI0 to CSI2

MIN. MAX. MIN. MAX.
SCKn cycle <67> tCYSK2 Input 160 120 ns
SCKn high-level width <68> tWSKH2 Input 50 30 ns
SCKn low-level width <69> tWSKL2 Input 50 30 ns
SIn setup time (to SCKn↑) <70> tSSISK2 10 10 ns
SIn hold time (from SCKn↑) <71> tHSKSI2 10 10 ns
SOn output delay time (from SCKn↓) <72> tDSKSO2 30 30 ns
SOn output hold time (from SCKn↑) <73> tHSKSO2 tWSKH2 tWSKH2 ns
Remark n = 0 to 2

µPD703003A, 703004A, 703025A
(9) CSI timing (2/2)
(ii) Timing of CSI3

MIN. MAX. MIN. MAX.
SCK3 cycle <67> tCYSK4 Input 500 500 ns
SCK3 high-level width <68> tWSKH4 Input 180 180 ns
SCK3 low-level width <69> tWSKL4 Input 180 180 ns
SI3 setup time (to SCK3↑) <70> tSSISK4 100 100 ns
SI3 hold time (from SCK3↑) <71> tHSKSI4 50 50 ns
SO3 output delay time (from SCK3↓) <72> tDSKSO4 RL = 1.5 kΩ 150 150 ns
SO3 output hold time (from SCK3↑) <73> tHSKSO4 CL = 50 pF tWSKH4 tWSKH4 ns
Remark RL and CL are the load resistance and load capacitance of the SCK3 and SO3 output lines.
<67>
<69> <68>
SCKn (I/O)
<70> <71>
SIn (Input) Input data
<72>
<73>
SOn (output) Output data
Remarks 1. Broken lines indicate high impedance.

2. n = 0 to 3

µPD703003A, 703004A, 703025A
(10) RPU timing

MIN. MAX. MIN. MAX.
TI1n high-level width <74> tWTIH 3T + 10 3T + 10 ns
TI1n low-level width <75> tWTIL 3T + 10 3T + 10 ns
TCLR1n high-level width <76> tWTCH 3T + 10 3T + 10 ns
TCLR1n low-level width <77> tWTCL 3T + 10 3T + 10 ns
Remark T = tCYK
<74> <75>
TI1n (input)
<76> <77>
TCLR1n (input)
Remark n = 1 to 4

µPD703003A, 703004A, 703025A
A/D Converter Characteristics (TA = –40 to +85°C, VDD = AVDD = 5 V ±10%, VSS = AVSS = 0 V)

MIN. TYP. MAX. MIN. TYP. MAX.
Resolution — 10 10 10 10 10 10 bit
Overall errorNote 1 — 4.5 V ≤ AVREF1 ≤ AVDD ±0.4 ±0.4 %FSR
— 3.5 V ≤ AVREF1 ≤ AVDD ±0.7 ±0.7 %FSR
Quantization error — ±1/2 ±1/2 LSB
Conversion time tCONV 4.5 V ≤ AVREF1 ≤ AVDD 48 60 tCYK
3.5 V ≤ AVREF1 ≤ AVDD 48 60 tCYK
Sampling time tSAMP 4.5 V ≤ AVREF1 ≤ AVDD 8 10 tCYK
3.5 V ≤ AVREF1 ≤ AVDD 8 10 tCYK
Zero-scale errorNote 1 — 4.5 V ≤ AVREF1 ≤ AVDD ±1.5 ±3.5 ±1.5 ±3.5 LSB
— 3.5 V ≤ AVREF1 ≤ AVDD ±1.5 ±4.5 ±1.5 ±4.5 LSB
Full-scale errorNote 1 — 4.5 V ≤ AVREF1 ≤ AVDD ±1.5 ±2.5 ±1.5 ±2.5 LSB
— 3.5 V ≤ AVREF1 ≤ AVDD ±1.5 ±4.5 ±1.5 ±4.5 LSB
Non-linearity errorNote 1 — 4.5 V ≤ AVREF1 ≤ AVDD ±1.5 ±2.5 ±1.5 ±2.5 LSB
— 3.5 V ≤ AVREF1 ≤ AVDD ±1.5 ±4.5 ±1.5 ±4.5 LSB
Analog input VIAN –0.3 AVDD –0.3 AVDD V
voltageNote 2 + 0.3 + 0.3
Reference voltage AVREF1 3.5 AVDD 3.5 AVDD V
AVREF1 current AIREF1 1.2 3.0 1.2 3.0 mA
AVDD power supply AIDD 2.3 6.0 2.3 6.0 mA
current
Notes 1. Excludes quantization error.

2. When VIAN = 0, the conversion result becomes 000H.
When 0 < VIAN < AVREF1, conversion has 10-bit resolution.
When AVREF1 ≤ VIAN ≤ AVDD, the conversion result becomes 3FFH.

µPD703003A, 703004A, 703025A
D/A Converter Characteristics (TA = –40 to +85°C, VDD = AVDD = 5 V ±10%, VSS = AVSS = 0 V)

MIN. TYP. MAX. MIN. TYP. MAX.
Resolution — 8 8 8 8 8 8 bit
Overall error — Load condition: 2 MΩ, 30 pF 0.8 0.8 %
AVREF2 = VDD
AVREF3 = 0
— Load condition: 2 MΩ, 30 pF 1.0 1.0 %
AVREF2 = 0.75VDD
AVREF3 = 0.25VDD
AVREF2 = VDD
AVREF3 = 0
AVREF2 = 0.75VDD
AVREF3 = 0.25VDD
Settling time — Load condition: 2 MΩ, 30 pF 10 10 µs
Output resistance RO 8 8 kΩ
AVREF2 input voltage AVREF2 0.75VDD VDD 0.75VDD VDD V
AVREF3 input voltage AVREF3 0 0.25VDD 0 0.25VDD V
Resistance between RAIREF DACS0, DACS1 = 55H 2 4 2 4 kΩ
AVREF2 and AVREF3

µPD703003A, 703004A, 703025A
4. PACKAGE DRAWING
100-PIN PLASTIC LQFP (FINE PITCH) (14x14)
A
B
75 51
76 50
detail of lead end
C D
Q R
100 26
1 25
F
G H I M J
P K
S
N S
L
M
NOTE ITEM MILLIMETERS
Each lead centerline is located within 0.08 mm of A 16.00±0.20
its true position (T.P.) at maximum material condition. B 14.00±0.20
C 14.00±0.20
D 16.00±0.20
F 1.00
G 1.00
H 0.22 +0.05
−0.04
I 0.08
J 0.50 (T.P.)
K 1.00±0.20
L 0.50±0.20
M 0.17 +0.03
−0.07
N 0.08
P 1.40±0.05
Q 0.10±0.05
R 3° +7°
−3°
S 1.60 MAX.
S100GC-50-8EU, 8EA-2

µPD703003A, 703004A, 703025A
5. RECOMMENDED SOLDERING CONDITIONS
The µPD703003A, 703004A, and 703025A should be soldered and mounted under the following recommended
conditions.
For the details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting
Technology Manual (C10535E).
For soldering methods and conditions other than those recommended below, contact your NEC sales represen-
tatives.
Table 5-1. Soldering Conditions
µPD703003AGC-25-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14 mm)

Soldering Method Soldering Conditions Recommended

Condition Symbol
Infrared reflow Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or IR35-107-2
higher), Count: Two times or less, Exposure limit: 7 daysNote (after that,
prebake at 125°C for 10 hours)
VPS Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or VP15-107-2
higher), Count: Two times or less, Exposure limit: 7 daysNote (after that,
prebake at 125°C for 10 hours)
Partial heating Pin temperature: 300°C max., Time 3 seconds max. (per pin row) —
Note After opening a dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.
Caution Do not use different soldering methods together (except for partial heating).

µPD703003A, 703004A, 703025A
NOTES FOR CMOS DEVICES
1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and
ultimately degrade the device operation. Steps must be taken to stop generation of static electricity
as much as possible, and quickly dissipate it once, when it has occurred. Environmental control
must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using
insulators that easily build static electricity. Semiconductor devices must be stored and transported
in an anti-static container, static shielding bag or conductive material. All test and measurement
tools including work bench and floor should be grounded. The operator should be grounded using
wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need
to be taken for PW boards with semiconductor devices on it.
2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided
to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence
causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels
of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused
pin should be connected to V DD or GND with a resistor, if it is considered to have a possibility of
being an output pin. All handling related to the unused pins must be judged device by device and
related specifications governing the devices.
3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS
does not define the initial operation status of the device. Immediately after the power source is
turned ON, the devices with reset function have not yet been initialized. Hence, power-on does
not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the
reset signal is received. Reset operation must be executed immediately after power-on for devices
having reset function.
RELATED DOCUMENTS µPD703003 Data Sheet (U12261E)

µPD70F3003 Data Sheet (U12036E)
µPD70F3003A, 70F3025A Data Sheet (U13189E)
The related documents indicated in this publication may include preliminary versions. However, preliminary versions
are not marked as such.
V850 Family and V853 are trademarks of NEC Corporation.

µPD703003A, 703004A, 703025A
Regional Information
Some information contained in this document may vary from country to country. Before using any NEC
product in your application, please contact the NEC office in your country to obtain a list of authorized
representatives and distributors. They will verify:
• Device availability
• Ordering information
• Product release schedule
• Availability of related technical literature
• Development environment specifications (for example, specifications for third-party tools and
components, host computers, power plugs, AC supply voltages, and so forth)
• Network requirements
In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary
from country to country.
NEC Electronics Inc. (U.S.) NEC Electronics (Germany) GmbH NEC Electronics Hong Kong Ltd.
Santa Clara, California Benelux Office Hong Kong
Tel: 408-588-6000 Eindhoven, The Netherlands Tel: 2886-9318
800-366-9782 Tel: 040-2445845 Fax: 2886-9022/9044
Fax: 408-588-6130 Fax: 040-2444580
800-729-9288 NEC Electronics Hong Kong Ltd.
NEC Electronics (France) S.A. Seoul Branch
NEC Electronics (Germany) GmbH Velizy-Villacoublay, France Seoul, Korea
Duesseldorf, Germany Tel: 01-30-67 58 00 Tel: 02-528-0303
Tel: 0211-65 03 02 Fax: 01-30-67 58 99 Fax: 02-528-4411
Fax: 0211-65 03 490
NEC Electronics (France) S.A. NEC Electronics Singapore Pte. Ltd.
NEC Electronics (UK) Ltd. Spain Office United Square, Singapore 1130
Milton Keynes, UK Madrid, Spain Tel: 65-253-8311
Tel: 01908-691-133 Tel: 91-504-2787 Fax: 65-250-3583
Fax: 01908-670-290 Fax: 91-504-2860
NEC Electronics Taiwan Ltd.
NEC Electronics Italiana s.r.l. NEC Electronics (Germany) GmbH Taipei, Taiwan
Milano, Italy Scandinavia Office Tel: 02-2719-2377
Tel: 02-66 75 41 Taeby, Sweden Fax: 02-2719-5951
Fax: 02-66 75 42 99 Tel: 08-63 80 820
Fax: 08-63 80 388 NEC do Brasil S.A.
Electron Devices Division
Rodovia Presidente Dutra, Km 214
07210-902-Guarulhos-SP Brasil
Tel: 55-11-6465-6810
Fax: 55-11-6465-6829
J99.1

µPD703003A, 703004A, 703025A
The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited
without governmental license, the need for which must be judged by the customer. The export or re-export of this product
from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales
representative.
• The information in this document is current as of March, 2000. The information is subject to change
without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
and/or types are available in every country. Please check with an NEC sales representative for
availability and additional information.
• No part of this document may be copied or reproduced in any form or by any means without prior
written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
• NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
third parties by or arising from the use of NEC semiconductor products listed in this document or any other
liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
patents, copyrights or other intellectual property rights of NEC or others.
• Descriptions of circuits, software and other related information in this document are provided for illustrative
purposes in semiconductor product operation and application examples. The incorporation of these
circuits, software and information in the design of customer's equipment shall be done under the full
responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
parties arising from the use of these circuits, software and information.
• While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
risks of damage to property or injury (including death) to persons arising from defects in NEC
semiconductor products, customers must incorporate sufficient safety measures in their design, such as
redundancy, fire-containment, and anti-failure features.
• NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
developed based on a customer-designated "quality assurance program" for a specific application. The
recommended applications of a semiconductor product depend on its quality grade, as indicated below.
Customers must check the quality grade of each semiconductor product before using it in a particular
application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio
and visual equipment, home electronic appliances, machine tools, personal electronic equipment
and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster
systems, anti-crime systems, safety equipment and medical equipment (not specifically designed
for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life
support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's
data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not
intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness
to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for
NEC (as defined above).
M8E 00. 4

PD703003A, 703004A, 703025A: Mos Integrated Circuit

Uploaded by

Copyright:

Available Formats

PD703003A, 703004A, 703025A: Mos Integrated Circuit

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

PD703003A, 703004A, 703025A: Mos Integrated Circuit

Uploaded by

Copyright:

Available Formats

DATA SHEET

MOS INTEGRATED CIRCUIT

µPD703003A, 703004A, 703025A

V853 User’s Manual Hardware: U10913E

Document No. U13188EJ4V0DS00 (4th edition)

Part Number Package Maximum Internal Internal

Remark xxx indicates ROM code suffix.

• 100-pin plastic LQFP (fine pitch) (14 × 14 mm)

Caution Connect the IC (Internally Connected) pin directly to VSS.

2 Data Sheet U13188EJ4V0DS00

A16 to A19: Address Bus P30 to P37: Port 3

Data Sheet U13188EJ4V0DS00 3

INTERNAL BLOCK DIAGRAM

Mask ROM CPU

PWM0, PWM1 PWM

Notes 1. µPD703003A: 128 KB

4 Data Sheet U13188EJ4V0DS00

1. DIFFERENCES AMONG PRODUCTS ............................................................................................ 6

2. PIN FUNCTIONS .............................................................................................................................. 7

3. ELECTRICAL SPECIFICATIONS .................................................................................................... 14

4. PACKAGE DRAWING ..................................................................................................................... 36

5. RECOMMENDED SOLDERING CONDITIONS ............................................................................... 37

Data Sheet U13188EJ4V0DS00 5

1. DIFFERENCES AMONG PRODUCTS

Item µPD703003 µPD703003A µPD703004A µPD703025A µPD70F3003 µPD70F3003A µPD70F3025A

6 Data Sheet U13188EJ4V0DS00

2.1 Port Pins

Data Sheet U13188EJ4V0DS00 7

8 Data Sheet U13188EJ4V0DS00

2.2 Non-Port Pins

Data Sheet U13188EJ4V0DS00 9

10 Data Sheet U13188EJ4V0DS00

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-1. Types of Pin Input/Output Circuits (1/2)

Pin Name Input/Output Circuit Type Recommended Connection of Unused Pins

Data Sheet U13188EJ4V0DS00 11

Table 2-1. Types of Pin Input/Output Circuits (2/2)

Pin Name Input/Output Circuit Type Recommended Connection of Unused Pins

12 Data Sheet U13188EJ4V0DS00

Figure 2-1. Pin Input/Output Circuits

VDD Data P-ch

VREF (threshold voltage)

Schmitt-triggered input with hysteresis characteristics

Type 3 Type 10-A VDD

Data Sheet U13188EJ4V0DS00 13

Absolute Maximum Ratings (TA = 25°C)

Parameter Symbol Conditions Ratings Unit

Note X1, P70/ANI0 to P77/ANI7, and AVREF1 to AVREF3 are excluded.

Capacitance (TA = 25°C, VDD = VSS = 0 V)

Parameter Symbol Condition MIN. TYP. MAX. Unit

14 Data Sheet U13188EJ4V0DS00

Operation Mode Internal Operating Operating Ambient Power Supply

Notes 1. When not using A/D converter

(1) Ceramic resonator connection (TA = –40 to +85°C)

(a) µPD703003A, 703004A

Manufacturer Part Number Oscillation Recommended Oscillation Oscillation

Cautions 1. Put the oscillator as close to the X1 and X2 pins as possible.

Data Sheet U13188EJ4V0DS00 15

Manufacturer Part Number Oscillation Recommended Oscillation Oscillation