Scribd
Upload
82 views4 pages

Lab 5: Binary Arithmetic

This document describes three experiments on binary arithmetic circuits: 1) A 4-bit binary adder-subtractor is implemented using XOR gates and an input select line M. Various addition and subtraction operations are performed and verified. 2) An 8-bit ripple-carry adder is constructed using two 4-bit adders. Several addition operations are performed and the sum and overflow carry outputs are observed. 3) A BCD adder is implemented to add single decimal digit numbers. The circuit is verified by performing additions and checking the sum and overflow outputs.

Uploaded by

T rain
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
82 views4 pages

Lab 5: Binary Arithmetic

This document describes three experiments on binary arithmetic circuits: 1) A 4-bit binary adder-subtractor is implemented using XOR gates and an input select line M. Various addition and subtraction operations are performed and verified. 2) An 8-bit ripple-carry adder is constructed using two 4-bit adders. Several addition operations are performed and the sum and overflow carry outputs are observed. 3) A BCD adder is implemented to add single decimal digit numbers. The circuit is verified by performing additions and checking the sum and overflow outputs.

Uploaded by

T rain
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

Department of Electrical & Computer Engineering EEE/ETE211L Digital Logic Design Lab

Lab 5: Binary Arithmetic


A. Objectives

• Minimize combinational logic circuits using Karnaugh maps.


• Learn various numerical representation systems.
• Implement circuits using 1st and 2nd canonical minimal forms.
• Implement circuits using universal logic

B.Theory

Topics covered: Binary adder using IC, Ripple through carry 8-bit adder, Binary adder-subtractor,
subtractor, BCD adder

C. Experiment 1: Binary Adder-Subtractor


Subtractor

C.1 Apparatus

• Trainer board
• 1 x IC 7483 4-bit binary adder
• 1 x IC 7486 quadruple 2-Input XOR gates
es

C.2 Procedure

Figure C.1 4-bit adder-subtractor

1. Construct the 4-bit adder-subtractor circuit of Figure C.1.


2. Complete the operations in Table C.1.
i. For each operation, convert the first operand to binary as A, and the second operand as B.
ii. Write down the value of M required for the operation.
iii. Note down the values of the output carry C4 and data output S4-S1. Verify the results.

Operation M A B C4 S4 S3 S2 S1

7+5

4+6

9 + 11

1
Department of Electrical & Computer Engineering EEE/ETE211L Digital Logic Design Lab

15 + 15

7–5

4–6

11 – 2

15 – 15

Table C.1

C.3 Report

1. Comment on the use of the XOR gates and the M bit of the 4-bit adder-subtractor.
2. Write down your observations of the results from the addition and subtraction operations performed.

D Experiment 2: Ripple-Through-Carry Adder

D.1 Apparatus

• Trainer board
• 2 x IC 7483 4-bit binary adder

D.2 Procedure

1. Deduce the circuit diagram of an 8-bit ripple-through-carry binary adder using two 4-bit adders, clearly showing the pin
numbers.
2. Construct the 8-bit adder.
3. Complete the operations in Table D.1.

Overflow
Operation A B Sum
Carry

7+5

18 + 19

72 + 83

129 + 255

Table D.1

D.3 Report

1. Comment on your observations of the results.

E Experiment 3: BCD Adder

E.1 Apparatus

• Trainer board
• 2 x IC 7483 4-bit binary adder
• 1 x IC 7408 quadruple 2-Input AND gates
• 1 x IC 7432 quadruple 2-Input OR gates

2
Department of Electrical & Computer Engineering EEE/ETE211L Digital Logic Design Lab

E.2 Procedure

1. Complete Table E.1 for the BCD sum.

Table E.1

2. Construct the circuit of Figure E.1.

Figure E.1

3
Department of Electrical & Computer Engineering EEE/ETE211L Digital Logic Design Lab

3. Verify the outputs in Table E.2

Overflow
Operation A B Sum
Carry

9+0

9+1

9+2

9+3

9+4

9+5

9+6

9+7

9+8

9+9

Table E.2

E.3 Report
1. Derive the circuit for the BCD adder.

You might also like