A PROJECT REPORT

ON
“(SQUARE WAVE GENERATOR USING IC 555)”

PROJECTGUIDE
PROF. N.M. KARAJANGI

SUBMITTED BY

18261011 -OZA KOMAL VINOD

18261012 -KADUS OMKAR NIVRUTTI
18261019 -DIWATE RAJESH BHIMASHANKAR

DEPARTMENT OF INSTRUMENTATION & CONTROL ENGINEERING

GOVERNMENT COLLEGE OF ENGINEERING AND RESEARCH
AWASARI(KHURD) , PUNE 412405.

1|Page
 CERTIFICATE

We hereby certify that the work which is being presented in the T.E. Mini Project report
entitled “(SQUARE WAVE GENERATOR USING IC-555)”in partial fulfilment of the
requirements for the award of the T.E.Instrumentation&Control Engineering and
submitted to the dept. of Instrumentation and Control Engineering of Government College
of Engineering And Research Awasari(khurd), is an authentic record of my own work
carried out during under the supervision of “PROF. N.M. KARAJANGI”, Instrumentation
& Control Department.

Signature of student

OZA KOMAL .V KADUS OMKAR .N DIWATE RAJESH .B

This is to certify that the above statement made by the student is correct to the best of my
knowledge.

Signature of Guide
PROF. N.M. KARAJANGI
DATE:

Head Of Department-

Instrumentation & Control Engineering Department.

2|Page
 ACKNOWLEDGEMENT
We would like to place on record my deep sense of gratitude to DR.NEHE.N.S.[HOD]
Dept .of Instrumentation & control Engineering ,GCOEARA, Awasari(khurd),for his
generous guidance ,help and useful suggestions .

We express our sincere gratitude toPROF. N.M. KARAJANGIDept. of Instrumentation &

Control Engineering GCOEAR, Awasari (khurd),for his stimulating guidance,
continuous encouragement and supervision throughout the course of present work.

We also wish to extend our thanks PROF. N.M. KARAJANGI to and other colleagues for
attending our Project and for their insightful comments and constructive suggestions to
improve the quality of this project work.

3|Page
 ABSTRACT

The 555 IC is unique in that it simply,cheaply,and accurately serves as a free

running stable multivibrator, square-wave generator, or signal source, as well as
being useful as a pulse generator.

4|Page
 INDEX

TABLE OF CONTENTS PAGE NO.

Front Page 1

Certificate 2

Acknowledgement 3

Abstract 4

Index 5

CHAPTER 1:INTRODUCTION 6

CHAPTER2:COMPONENTS 7
CHAPTER 3: DESCRIPTION OF 8
COMPONENTS
CHAPTER 3.1:FEATURES OF IC 555 9

CHAPTER3.2: PIN DIAGRAM AND 10

FUNCTIONS
CHAPTER3.3: INTERNAL BLOCK 11
DIAGRAM

CHAPTER 3.4:WORKING PRINCIPLE 12

CHAPTER 4:CIRCUIT DIAGRAM 13

CHAPTER5: ADVANTAGES, 14
DISADVANTAGES AND APPLICATIONS

CHAPTER6: CONCLUSION 15
16
CHAPTER 7: REFERENCES

5|Page
Chapter 1 .INTRODUCTION

The 555 IC is unique in that it simply, cheaply, and accurately serves as a free-running
astable multivibrator, square-wave generator, or signal source, as well as being useful as a
pulse generator and serving as a solution to many special problems. It can be used with any
power supply in the range 5-18 volts, thus it is useful in many analog circuits. When
connected to a 5-volt supply, the circuit is directly compatible with TTL or CMOS digital
devices. The 555 timer can be used as a monostable multivibrator (one-shot), as an astable
multivibrator(oscillator), as a linear voltage ramp generator, as a missing pulse detector, as a
pulse width modulator and in many other applications.1.2 FEATURES OF 555 TIMER1. The
555 Timer is a highly stable & inexpensive device for generating accurate time delay or
oscillation.2. It can provide time delays ranging from microseconds to hours.3. It can be
used with power supply voltage ranging from +5V to +18V.4. It can source or sink up to
200mA.5. It is compatible with both TTL & CMOS logic circuits.6. It has very high
temperature stability & it is designed to operate in the temperature range -55o to
+125oC(SE 555), whereas NE555 is a commercial grade IC (0 - 70 oC).

6|Page
Chapter 2 .COMPONENTS
1. IC 555.
2. 200Ω potentiometer.
3. 1MΩ pcotentiometer.
4. 39kΩresistor.
5. 1nf ceramic capacitor.
6. 100nf ceramic capacitor.

Chapter3:-
7|Page
DESCRIPTION OF COMPONENTS
IC 555
Features of IC 555:-
1.The 555 Timer is a highly stable & inexpensive device for generating accurate timedelay or
oscillation

.2. It can provide time delays ranging from microseconds to hours.

3. It can be used with power supply voltage ranging from +5V to +18V.

4. It can source or sink up to 200mA.

5. It is compatible with both TTL & CMOS logic circuits.

6. It has very high temperature stability & it is designed to operate in the temperaturerange -55o to
+125oC(SE 555), whereas NE555 is a commercial grade IC (0 - 70 oC).

Chapter 3.2:-

8|Page
Pin diagram of IC 555 :-

Functions:-
Pin 1. Ground: This pin has no special function what so ever. It is connected to ground as usual. For
the timer to function, this pin must and should be connected to ground

Pin 8. Power or VCC: This pin also has no special function. It is connected to positive voltage. For the
timer to function to work, this pin must be connected to positive voltage of range +3.6v to +15v.

Pin 4. Reset: As discussed earlier, there is a flip-flop in the timer chip. The output of flip-flop controls
the chip output at pin3 directly.

Reset pin is directly connected to MR (Master Reset) of the flip-flop. On observation we can observe
a small circle at the MR of flip-flop. This bubble represents the MR (Master Reset) pin is active LOW
trigger. That means for the flip-flop to reset the MR pin voltage must go from HIGH to LOW. With
this step down logic the flip-flop gets hardly pulled down to LOW. So the output goes LOW,
irrespective of any pins.

This pin is connected to VCC for the flip-flop to stop from hard resetting.

Pin 3. OUTPUT: This pin also has no special function. This pin is drawn from PUSH-PULL configuration
formed by transistors.

The push pull configuration is shown in figure. The bases of two transistors are connected to flip-flop
output. So when logic high appears at the output of flip-flop, the NPN transistor turns on and +V1
appears at the output. When logic appeared at the output of flip-flop is LOW, the PNP transistor gets
turned on and the output pulled down to ground or –V1 appears at the output.

9|Page
Thus how the push-pull configuration is used to get square wave at the output by control logic from
flip-flop. The main purpose of this configuration is to get the load off flip-flop back. Well the flip-flop
obviously cannot deliver 100mA at the output.

Well until now we discussed pins that do not alter the condition of output at any condition. The
remaining four pins are special because they determine the output state of timer chip, we will
discuss each of them now.

Pin 5. Conrol Pin: The control pin is connected from the negative input pin of comparator
one.Consider for a case the voltage between VCC and GROUND is 9v. Because of the voltage divider
in the chip as observed in figure3 of page8, The voltage at the control pin will be VCC*2/3 (for VCC =
9, pin voltage=9*2/3=6V ).

The function of this pin to give the user the directly control over first comparator. As shown in above
figure the output of comparator one is fed to the reset of flip-flop. At this pin we can put a different
voltage, say if we connect it to +8v. Now what happens is, the THRESHOLD pin voltage must reach
+8V to reset the flip-flop and to drag the output down.

For normal case, the V-out will go low once the capacitor gets charge up to 2/3VCC (+6V for 9V
supply). Now since we put up a different voltage at control pin (comparator one negative or reset
comparator).

Capacitor should charge until its voltage reaches the control pin voltage. Because of this force
capacitor charging, the turn on time and turn off time of signal changes. So the output experiences a
different turn on torn off ration.

Normally this pin is pulled down with a capacitor. To avoid unwanted noise interference with the
working.

Pin 2. TRIGGER: Trigger pin is dragged from the negative input of comparator two. The comparator
two output is connected to SET pin of flip-flop. With the comparator two output high we get high
voltage at the timer output. So we can say the trigger pin controls timer output.

Now here what to observe is, low voltage at the trigger pin forces the output voltage high, since it is
at inverting input of second comparator. The voltage at the trigger pin must go below VCC*1/3 (with
VCC 9v as assumed, VCC*(1/3)=9*(1/3)=3V). So the voltage at the trigger pin must go below 3V (for a
9v supply) for the output of timer to go high.If this pin is connected to ground, the output will be
always high.

Pin 6. THRESHOLD: Threshold pin voltage determines when to reset the flip-flop in the timer. The
threshold pin is drawn from positive input of comparator1.

Here the voltage difference between THRESOLD pin and CONTROL pin determines the comparator 2
output and so the reset logic. If the voltage difference is positive the flip-flop gets resettled and
output goes low. If the difference in negative, the logic at SET pin determines the output.

Chapter 3.3:-

INTERNAL BLOCK DIAGRAM OF IC 555:-

10 | P a g e
WORKING PRINCIPLE:-
In the above circuit, during the charging interval of the capacitor the diode is forward
biased, it conducts & bypasses Rb. So the capacitor charges through Ra & diode D. Assuming
the diode to be ideal ,The expression for ON time is: TON=TC=0.693RA

(1)But, At During the discharging time (OFF time) TD ,The diode in reverse Biased and
discharging take place through only Rb. Then assuming ideal diode D, the expression for OFF
time is: TOFF=TD=0.693R

(2)Then Total time TT TT = TON + TOFF = TC + TDTT= 0.693(RA+RB) C

(3)D= Duty cycle =TC/T = (RA)/ (RA+RB)

(4) Where TC = Charging time TD = Discharging time TT = Total time D=Duty cycle For a
perfect square wave output, TC= TD TON= TOFF 0.693RAC=0.693RBC Then RA=RB If we set
Ra=Rb, we get a duty cycle of 50% & a symmetrical square wave at the output.

11 | P a g e
Chapter 4:-
CIRCUIT DIAGRAM:

12 | P a g e
Chapter5:-
WORKING PRINCIPLE:
After failing to achieve 50% duty cycle square wave, or so called symmetric square wave,
using his trivial circuitry, Pugs further explored. One clear observation was that the output
pin 3 is the only pin which goes both high and low, correspondingly during the charging and
discharging cycle. So, not using pin 3 means that there has to be two separate paths for
charging and discharging the capacitor C, meaning two separate resistors R1 & R2.

So, Pugs restarted with the same initial design, where R2 was in discharging path and R1 +
R2 in the charging path. Clearly, the problem is that R2 is also in the charging path, making it
non-symmetrical. The thought of “Can R2 be removed just from the charging path?”,
treaded Pugs into the short circuit and open circuit properties of diodes correspondingly in
their forward and reverse biases. “Yes! Why not put a diode D1 in parallel with R2, such that
D1 is short (aka forward bias) in charging cycle, and it is open (aka reverse bias) in
discharging cycle?”, exclaimed Pugs. Thus, R2 would be by-passed in the charging cycle and
used in the discharging cycle, exactly as desired.

Chapter 6 .
13 | P a g e
ADVANTAGES
 Low cost system.
 Low maintenance and low power consumption
 Good control and flexibity of time parameters.
 The system is more compact and easily portable.

DISADVANTAGES
 Requires uninterrupted power supply.
 Amplitude drop during the pulse.
 Low amplitude flexibity.

APPLICATIONS:
 Clock signals in digital circuits.
 Sound/ tone generation
 Switching pulse
 For checking amplifier response
 Dual trace channel switching inside a CRO.

CHAPTER7:-

14 | P a g e
 CONCLUSION

We can generate square wave in astable mode using thetimer IC NE555 with the help of
diode.

Chapter8:-

REFERENCES
15 | P a g e
• Linear Integrated Circuits: By Ramakant Gaikwad Peoples Publishing House, N. D.

• Nomenclature of ICs and transistors: S. Ramabhadran S. Chand and Co. New Delhi, 1987.

. • Linear applications of integrated circuits Millman & Hawkins Eastern Economy Edition

16 | P a g e