Parity Genr & Check Expt7
Parity Genr & Check Expt7
EQUIPMENT REQUIRED
1. Power Supply
2. Computer
3. Logisim
THEORY
Parity Bit:- A parity bit is an extra bit in any binary message to make the total number of 1’s either odd or
even. We need to add the parity bit to a signal. This is done by the Parity generator.
Parity Generator:- A parity generator is a combinational logic circuit we use in the generation of the
parity bit. It is present at the transmitter end to generate the parity bit. Later it combines with the message
signal.
Parity Checker:- A parity checker is a circuit that checks the parity (number of 1s) of the message signal.
The Parity checker is present at the receiver end for error detection through parity bit count.
Suppose at the transmitting end now we have a 3-bit message signal, and we wish to transmit it using odd
parity. Then, the parity bit generated, P, would be as a result of odd parity generation. The total number of
1s in the input bits must be odd for the odd parity bit. If the total number of 1s in input bits is odd, then P
gets the value 0, and if it is even then, P is assigned the value 1.
Truth Table
Solving the truth table for all the cases where P is 1 using Sum-of-Products method:
P = A ⊕ (B ʘ C)
3 Bit Odd Parity Checker
Suppose at the transmitting end odd parity bit is generated, and we have three input message signal. The
parity checker circuit is fed all these four bits to check for possible errors. Since the transmitting end is
working with odd parity, the number of 1’s at received by the checker circuit must be odd.
An error occurs on the even number of 1’s at the receiver’s end; that is, the message signal has become
distorted.
Truth Table
If the four-bit received message consists of an odd number of 1 means, no error has occurred. If it
contains an even number of 1 means, an error has occurred.
E=AʘBʘCʘD
OBSERVATION
Implementation of 3 bit parity generator
CONCLUSION
Hence, 3 bit odd parity generator and checker is generated and verified using Logisim.