Eng: Zainab Ibrahim Awad Al-Qaisi Name: Mohammad Mustafa Ababneh ID: 201910703
Eng: Zainab Ibrahim Awad Al-Qaisi Name: Mohammad Mustafa Ababneh ID: 201910703
Eng: Zainab Ibrahim Awad Al-Qaisi Name: Mohammad Mustafa Ababneh ID: 201910703
sa
PHILADELPHIA UNIVERSITY
Faculty of Engineering
ID: 201910703
1
2
sa
Contents :
Cover page:………………………………………………………...(1)
Objectives:…………………………………………………………...(3)
Equipment (tools):…………..…………………………………...(3)
Procedure:…………..………….………………………………...(4)
Conclusion: …………..………….……………………………….(6)
2
2
sa
Objectives:
Be able to wire gates to together to produce more complex logic circuits taking into
account limitations on the number of inputs to gates on a chip.
to become familiar with the state tables for these logic gates.
to know how to use the pin diagram.
to know how connect the IC's ( AND , NAND , OR , NOT , XOR) on the board.
Equipment (tools):
1- 7400 NAND
2- 7408 AND
3- 7404 NOT
4- 7402 NOR
5- Wires
6- Logic probe
7- Logic toggle
3
2
sa
Procedure:
Figure 1
Truth table
A B Output
Figure 1 is AND gate.
0 0 0
output is A.B. 0 1 0
1 0 0
1 1 1
Figure 2
4
2
sa
Figure 3
´
( A B́C´ ¿)+B ¿
B X
Ć+´ A
Figure 4
[ ´ ´ )+ B [ Ć+´ A ] [ B ]
]
X = ( A B́C
output = Á +B +C A B C Out
put
0 0 0 0
0 0 1 0
Truth table: 0 1 0 0
0 1 1 1
1 0 0 0
1 0 5 1 0
1 1 0 0
1 1 1 0
2
sa
Conclusion:
In real design, multi-level digital logic is very important science logic elements have
restricted number of inputs.