Scribd Logo
Upload

Welcome to Scribd!

  • 16 views

    VLSI Assignment

    Uploaded by

    Keshavamurthy L
    The document is a report submitted by a student for their CMOS VLSI design course. It includes simulations and layouts for several basic CMOS circuits including an inverter, logic gates, boolean functions, common source and drain amplifiers, and differential amplifiers. Timing diagrams and layout simulations are provided for each circuit, and the midpoint voltage is reported for the inverter design.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    VLSI Assignment

    Uploaded by

    Keshavamurthy L
    16 views15 pages
    The document is a report submitted by a student for their CMOS VLSI design course. It includes simulations and layouts for several basic CMOS circuits including an inverter, logic gates, boolean functions, common source and drain amplifiers, and differential amplifiers. Timing diagrams and layout simulations are provided for each circuit, and the midpoint voltage is reported for the inverter design.

    Original Title

    VLSI assignment

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    The document is a report submitted by a student for their CMOS VLSI design course. It includes simulations and layouts for several basic CMOS circuits including an inverter, logic gates, boolean functions, common source and drain amplifiers, and differential amplifiers. Timing diagrams and layout simulations are provided for each circuit, and the midpoint voltage is reported for the inverter design.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    16 views15 pages

    VLSI Assignment

    Uploaded by

    Keshavamurthy L
    The document is a report submitted by a student for their CMOS VLSI design course. It includes simulations and layouts for several basic CMOS circuits including an inverter, logic gates, boolean functions, common source and drain amplifiers, and differential amplifiers. Timing diagrams and layout simulations are provided for each circuit, and the midpoint voltage is reported for the inverter design.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 15

    THE NATIONAL INSTITUTE OF ENGINEERING -MYSURU

    DEPARTMENT OF ELECTRONICS
    AND COMMUNICATION

    SEM: 7th A
    SUB: CMOS VLSI SUBMITTED BY:
    SUB CODE: EC0509 KESHAVAMURTHY L ( 4NI17EC111)

    1. Inverter using FET

    SCHEMATIC SIMULATION
    Timing Diagram
    LAYOUT SIMULATION
    The midpoint value is 0.59V, for the above design.

    2. Basic Logic Gates (Any two)


    a. Two input NAND gate

    Timing diagram
    LAYOUT SIMULATION
    b. Two input NOR gate

    Timing diagram
    LAYOUT SIMULATION
    c. Two input XOR gate

    Timing diagram

    3. Boolean Functions

    Example: F= (A' + B'C)


    F = (A' + B'C)
    = ((A' + B'C)')'
    = (A (B'C)')'
    = (A (B + C'))'
    Timing Diagram

    LAYOUT SIMULATION
    4. Common Source Amplifier

    LAYOUT SIMULATION
    (In schematic simulation, only dc output can be viewed)
    5. Common Drain Amplifier
    LAYOUT SIMULATION

    6. Differential Amplifiers
    LAYOUT SIMULATION

    You might also like