EL 101, DIGITAL LOGIC CIRCUITS LAB, AY2020-2021
Experiment No.3: Implementation of half adder circuit using logic gates
Objectives:
Implement and understand the working of half adder circuit using logic gates
Design entry using schematic diagram.
Assigning the circuit inputs and outputs to specific pins.
Simulating the designed circuit.
Theoretical Background:
1- Bit Adder / Subtractor Circuit using gates
In this experiment we are going to design a half adder/ half subtractor circuit with the help of
full adder which have a control input from user, which will be used to decide whether the user
wants to add or subtract.
Half Adder/ Subtractor circuits:
Sum/Diff
B A
User Cout/Bout
User
Fig: 1- bit adder/ subtractor using full adder
4- Bit Adder / Subtractor unit using Parallel adder and Ex-OR Gate
Examine the IC 74LS83 (Parallel Adder) and 74LS86 (Quad EX-OR) before assembling. Apply
one 4-Bit number directly to parallel adder and another 4-Bit number through four EX-OR gates
keeping its one input common as user control. Connect the User input with Carry input also.
Apply some random number and tabulate the addition and or subtraction. The user input will
decide the addition or subtraction i.e. input “0” will perform the addition and user input “1” will
perform the subtraction by 2’s complement method.
Area of Electronics and Communication Engineering , NIIT University
EL 101, DIGITAL LOGIC CIRCUITS LAB, AY2020-2021
B3 B2 B1 B0
U U U U
A A A1 A
3 2 0
Y3X3 Y2X2 Y1X1 Y0X0 U
Cout/Bout S3/D3 S2/D2 S1/D1 S0/D0
Figure 3.2: 4 Bit Adder / Subtractor Circuit
Application:
1. The ALU of computer uses the half adder and half subtractor circuit to perform binary
addition and binary subtraction of two bits respectively.
2. Half adder is used to design full adder and half subtractor is used to design full subtractor.
Learnings:
In this experiment, we have learnt how to design arithmetic circuits such as half
adder/subtractor which are used to compute two- bit binary addition and subtraction. With the
help of these we can also design full adder/subtractor which are helpful in computing addition
/subtraction of more than two-bit.