0% found this document useful (0 votes)
63 views1 page

Experiment 3 - Implementation of Combinational Circuits With VHDL

The document provides instructions for an electrical engineering lab experiment on implementing combinational logic circuits using VHDL. Students are asked to design and simulate various combinational circuits including a 3 to 8 decoder, 4 to 1 multiplexer, magnitude comparator, and decimal to BCD converter. They must provide code, schematics, and test results for each circuit.

Uploaded by

Mehmethan Ayrım
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
63 views1 page

Experiment 3 - Implementation of Combinational Circuits With VHDL

The document provides instructions for an electrical engineering lab experiment on implementing combinational logic circuits using VHDL. Students are asked to design and simulate various combinational circuits including a 3 to 8 decoder, 4 to 1 multiplexer, magnitude comparator, and decimal to BCD converter. They must provide code, schematics, and test results for each circuit.

Uploaded by

Mehmethan Ayrım
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

HACETTEPE UNIVERSITY

ELECTRICAL AND ELECTRONICS ENGINEERING


ELE227 FUNDAMENTALS OF DIGITAL SYSTEMS LABORATORY
FALL 2019
Experiment 3 – Implementation of Combinational Circuits with VHDL
Preliminaries:

1) Students who will attend this experiment are assumed to know:


a. Basic number systems and Boolean algebra
b. Basic combinational logic operations and Gates
c. Basic VHDL operators and operands
2) Study related pages in the textbook.

Work:

• Basic Logic Functions are “and, or, not, nand, nor, xor, xnor”
• For each question first design your circuit on the paper. Then write the VHDL code of each
module and test bench of the overall circuit. Include the RTL schematics and test bench
graphs. Insert comments in your code.

1) Decoder: First design a 3-to-8 decoder with active-high outputs. Then using the 3-to-8
decoder, design a full subtractor.

2) Multiplexer: First design a 4-to-1 multiplexer (mux). Then just using the 4-to-1 mux
implement the function 𝑓𝑓(𝑥𝑥, 𝑦𝑦, 𝑧𝑧) given below.

𝑓𝑓(𝑥𝑥, 𝑦𝑦, 𝑧𝑧) = 𝑥𝑥𝑦𝑦 ′ + 𝑦𝑦 ′ 𝑧𝑧′ + 𝑥𝑥′𝑧𝑧

3) Magnitude Comparator: Design a combinational circuit that compares two 2-bit numbers
and gives following outputs:

• A>B
• A=B
• A<B
You need to implement this device using 2-to-4 decoders and minimum number of basic logic
functions. Input bits A1 A0 B1 B0 should be inputs for decoders, you need to design remaining
circuitry. You can use more than two decoders if you need.

4) Decimal to BCD Converter: Design a combinational circuit that converts a 6-bit binary
number into a 2-digit decimal number represented in the BCD form.

You might also like