Scribd
Upload
108 views2 pages

M.S. Software Engineering at Wipro Technologies (WASE) : 4Q X 5M 20marks

This document provides instructions for a mid-semester test on the course "Digital Electronics & Microprocessors" including: 1) The test contains 5 questions worth a total of 30% of the course grade and is 90 minutes long. 2) Students are advised to read the entire paper before beginning, think for a few minutes, and answer questions in order. 3) The questions cover topics like implementing exclusive NOR gates, designing half and full adders, implementing ripple and synchronous counters, 8086 segment registers, and minimizing Boolean functions.

Uploaded by

RAHUL KUMAR R
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
108 views2 pages

M.S. Software Engineering at Wipro Technologies (WASE) : 4Q X 5M 20marks

This document provides instructions for a mid-semester test on the course "Digital Electronics & Microprocessors" including: 1) The test contains 5 questions worth a total of 30% of the course grade and is 90 minutes long. 2) Students are advised to read the entire paper before beginning, think for a few minutes, and answer questions in order. 3) The questions cover topics like implementing exclusive NOR gates, designing half and full adders, implementing ripple and synchronous counters, 8086 segment registers, and minimizing Boolean functions.

Uploaded by

RAHUL KUMAR R
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

Birla Institute of Technology & Science, Pilani

Work Integrated Learning Programmes Division


M.S. Software Engineering at Wipro Technologies (WASE)
Second Semester 2014 - 2015
Mid-Semester Test (Regular)
No. of Pages : 2
Course Number : SEWP ZC261 No. of Questions : 5
Course Title : Digital Electronics & Microprocessors
Type of Exam : Closed Book
Weightage : 30 %
Duration : 90 minutes
Date of Exam : 21st June 2015 Session : AN

Note:
1. Please read and follow all the instructions given on the cover page of the answer script.
2. Start each answer from a fresh page. All parts of a question should be answered
consecutively.
3. Answers must be numbered in full, following the pattern in the Question Paper (eg. 1Bii )
4. Students are advised to read the question paper in full, think for a couple of minutes, and
then start answering the questions.
5. The marks allotted for each question/ subpart should be used by the student as an
estimate of the detail necessary in his answer.
6. Please answer the questions in the order in which they appear in the question paper.

4Q x 5M=20Marks

Q1.(A) Fill out the truth table for an EXCLUSIVE NOR (XNOR) gate, and give its
equations in SOP and POS forms. (2)
Q1.(B) Implement the XNOR function using
i) only NOR gates (2)
ii) only NAND gates (1)

Q2.(A) Give the truth table and circuit diagram for a half adder. (1)
Q2.(B) Show how you can implement a full adder from two half adders and maybe a few
external gates. (1)
Q2.(C) Show how you would interconnect these full adders to form a 4 bit adder. (1)
Q2.(D) Show by means of a block diagram how you would modify/ add to (C ) above so that
now you can both add (A+B) and subtract (A-B) two 4 bit numbers A and B, the
operation required being chosen with a control signal, say Subtract/ Add*. (2)

Q3.(A) Show how you would implement a 4 bit ripple up counter using JK edge triggered
FFs. (1)
Q3.(B) Now discuss how you would go about modifying it to a synchronous counter. (2)
Q3.(C) Show what changes/ additions/ alterations you would make to up counter (either the
one you have described in A or in B above) so that it now counts up only to a user
defined fixed value and then stops counting. (2)

Q4.(A) Name the segment registers of the 8086, and state their default uses. (1)
Q4.(B) Explain how the 8086 manages to access more than 64 K of memory even though the
user visible registers are 16 bits wide only. (1)
Q4.(C) Can all the segment registers have the same value? State giving reasons. (2)
Q4.(D) If CS = 1234H, IP = 101AH, work out the effective instruction address. (1)

1Q x 10M=10Marks

Q5. Take the Boolean function F of four variables A, B, C, D.


F(A,B,C,D)=∑m(2,4,6,10,12,14). Assume that the variables, and their complements
are available.
Q5.(A) Work out the minimised POS expression (3)
Q5.(B) Implement the function using
i) a multiplexer (2)
ii) a decoder (2)
Q5.(C) Now consider F(A,B,C,D)=∑m(0,5,8,9,13). However, on top of this you have the
option of changing any ONE (and one only) of the minterms which now correspond
to 0 to a ‘don’t care’. Which one will you choose to get the best minimisation.
Mention the cell you have chosen as the don’t care, and give the minimised equation
(SOP). Can you manipulate the equation so that you can implement it using only two
NOR gates? (1 + 1 + 1)

You might also like