See discussions, stats, and author profiles for this publication at: https://www.researchgate.

net/publication/312470984

An Introduction to the 8088 Microprocessor (1)

Presentation · November 2013

CITATIONS READS

0 5,656

1 author:

Abdullatif Baba
Türk Hava Kurumu Üniversitesi
99 PUBLICATIONS   49 CITATIONS   

SEE PROFILE

Some of the authors of this publication are also working on these related projects:

A new expert cyber-security system using ANN techniques View project

Genetic algorithm-based technique for predicting future generations of hazelnuts chromosomes. View project

All content following this page was uploaded by Abdullatif Baba on 17 January 2017.

The user has requested enhancement of the downloaded file.

 An Introduction to the 8088
Microprocessor
Dr. Eng. Abdellatif BABA

Based on "An Introduction to the Intel Family of Microprocessors" by James L. Antonakos1

 Overview
VDD (5V)
 Intel 8088 facts

20-bit
8-bit data address
 20 bit address bus allow accessing
1 M memory locations control 8088 control




signals signals
To 8088 from 8088
 16-bit internal data bus and 8-bit CLK
external data bus. Thus, it need
two read (or write) operations to GND
read (or write) a 16-bit datum

20 address lines => 220 = 1MB (Mega Byte) 8088 signal classification

2
 The Software model of the 8088
15 8 7 0
AX AH AL Accumulator
General Purpose BX BH BL Base
registers CX CH CL Count
DX DH DL Data

Four 16-bit data registers, each one may be split up into two halves of 8 bits
15 0
SP Stack pointer
BP Base pointer
General Purpose SI Source index
registers
DI Destination index
IP Instruction pointer

Five 16-bit registers are available to use as pointer or index registers

3
Non of them may be divided up
 The Software model of the 8088
15 8 7 0
AX AH AL Accumulator
BX BH BL Base
CX CH CL Count
General Purpose DX DH DL Data
registers
15 0
BP Base pointer
SI Source index
DI Destination index

7 general purpose 16-bit registers are available to be used by the programmer, they have some specific
roles :
• AX : is normally used in multiplication and division operations and also in instructions that access
I/O ports.
• CX : is normally used as a counter in loop operations providing up to 65,536 counts
• DX : is may be used in multiplication and division operations and also a pointer when accessing
I/O ports 4
• SI and DI : are used as pointers in string operations.
 The Software model of the 8088
15 0
CS Code segment
DS Data segment
SS Stack segment
ES Extra segment

Segment registers, are used by the processor to control all access to memory and I/O and
must be maintained by the programmer
• CS: used during instruction fetch
• DS: used by default when reading or writing data
• SS : used during stack operations such as subroutine calls and returns
• ES : used fore anything the programmer wish

15 0
Flags

To indicate the result of arithmetic and logical instructions. (Zero, parity, sign, carry…..)
 8088 is composed of two internally divided functional units
• Bus interface unit (BIU)
• Execution unit (EU)

Address bus (20 bits)

AH AL General purpose
BH BL register 
CH CL
DH DL
Data bus
SP CS (16 bits)
Segment
BP registers DS
SI SS
DI ALU Data bus ES
(16 bits)
IP

Bus
control
ALU Instruction Queue External bus
EU
control
Flag register

Execution Unit (EU) 6

Bus Interface Unit (BIU)
 Organization of 8088

Bus Interface unit (BIU) :

BIU is responsible for performing all memory and I/O accesses.

BIU is composed of :
• Address adder
• Segment registers
• Bus control unit
• The instructions queue.

In any microprocessor the following cycle has to be achieved

Fetch an instruction + decode it + execute it

7
 Organization of 8088

Bus Interface unit (BIU) :

• During an instruction fetch, BIU passes the instruction to the EU. And then pre-fetch
more instructions to be stored in the Instruction queue (Which is an internal FIFO
queue designed to hold 4 bytes of code in memory following the current instruction).

• When the EU is ready for the next byte, it will be pulled from the queue.

• BIU pre-fetch the next byte from the memory and so on …..

When the current instruction is Jump, subroutine call or Return instruction.

• The instructions pre-fetched by the BIU are incorrect and are discarded

• The next (appropriate) instruction is fetched from the new address and the queue is
reloaded

8
 8088 is composed of two internally divided functional units
• Bus interface unit (BIU)
• Execution unit (EU)

Address bus (20 bits)

AH AL General purpose
BH BL register 
CH CL
DH DL
Data bus
SP CS (16 bits)
Segment
BP registers DS
SI SS
DI ALU Data bus ES
(16 bits)
IP

Bus
control
ALU Instruction Queue External bus
EU
control
Flag register

Execution Unit (EU) 9

Bus Interface Unit (BIU)
 Organization of 8088

Execution unit (EU) :

• Houses Arithmetic and logic unit

• Responsible for executing program instructions provided to it by 16
bit data bus.
• Maintain the Flag register
• All instructions and data arrive the EU from BIU

EU is composed of :
• ALU (Handling Arithmetic and logic operations)
• All general purpose registers
• Pointer registers
• The execution control unit.

10
 Generating Memory Addresses
 How can a 16-bit microprocessor generate 20-bit memory addresses?

Left shift 4 bits

FFFFF
Segment
address 16-bit register 0000
Segment
+ 16-bit register Offset
Addr1
Offset
(64K)

20-bit memory address

Intel 80x88 memory address generation

00000

Remember CS Code Segment 1M memory space

DS Data Segment
Segment = a 64kbyte memory
SS Stack Segment block beginning at a multiple
ES Extra Segment by 10H address.
 Generating Memory Addresses
An physical address is generated as combination between a segment register and
another register as in the following example.

Example :
CS Code Segment
Shift DS Data Segment
to left 16 bit
4 bits SS Stack Segment
ES Extra Segment
A000 + Add
5F00 16 bit
A5F00
IP Instruction Pointer
SP Stack Pointer
Physical FLAGS Flags
Address 16 bit registers
(20bits) 12
 Memory Address Calculation

 Segment addresses must be stored Segment address 0000

in segment registers
 Offset is derived from the combination + Offset

of pointer registers, the Instruction Memory address

Pointer (IP), or immediate values

 Examples

CS 3 4 8 A 0 SS 5 0 0 0 0
IP + 4 2 1 4 SP + F F E 0
Instruction address 3 8 A B 4 Stack address 5 F F E 0

DS 1 2 3 4 0
DI + 0 0 2 2
Data address 1 2 3 6 2
13
 Fetching Instructions
 Where to fetch the next instruction?
8086 Memory

CS 1234
IP 0012 12352 MOV AL, 0

12352

 Update IP
— After an instruction is fetched, Register IP is updated as follows:

IP = IP + Length of the fetched instruction

— For Example: the length of MOV AL, 0 is 2 bytes. After fetching this instruction,
the IP is updated to 0014

14
 Reserved Memory Locations
 Some memory locations are reserved for special purposes.
Programs should not be loaded in these areas
FFFFF
 Locations from FFFF0H to FFFFFH Reset FFFF0
are used for system reset code instruction
area

 Locations from 00000H to 003FFH

Interrupt
are used for the interrupt pointer table
pointer
 It has 256 table entries table
 Each table entry is 4 bytes
003FF
256  4 = 1024 = memory addressing space
From 00000H to 003FFH 00000

15
 Flag register
 Flag register contains information reflecting the current status of a microprocessor.
It also contains information which controls the operation of the microprocessor.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
- OF DF IF TF SF ZF - AF - PF - CF
CF Carry Flag Contains Carry out of MSB of result
PF Parity Flag Indicates if result has even parity
AF Auxiliary carry Flag Contains Carry out of bit 3 in AL
ZF Zero Flag Indicates if result equals zero
SF Sign Flag Indicates if result is negative
TF Trace Flag Provides a single step capability for debugging
IF Interrupt enable Flag Enables/disables interrupts
DF Direction Flag Controls pointer updating during string operations
OF Overflow Flag Indicates that an overflow occurred in result

DF, IF and TF are Control Flags, the others are called Status Flags
16
 Carry Flag (CF): Bit 0

- The carry out or borrow out from MSB in the last arithmetical operation.

Bit 7 for byte operation

Bit 15 for word operation
Bit 31 for double-word operation

- CMP (Compare) instruction is a subtraction without a saved result. Carry bit is affected.
- CF is not affected by other types of instructions (i.e. MOV, JMP, etc)

Examples: AL C Flag not affected (keeps the

MOV AL, FFH 1111 1111 X value corresponding to the
INC AL 1 0000 0000 1 previous arithmetical operation).

AL C
MOV AL, AAH 1010 1010 X
RCL AL 0101 010X 1

Rotate Left trough Carry

 Carry Flag (CF): Bit 0

Examples :

- +

CF = 1; if there is a carry out or borrow out from MSB in the last arithmetical operation.
Otherwise CF = 0;

18
 Parity Flag (PF): Bit 2

Set (1) if an even number of bits in the lower byte of the result are “1”.

Examples: AL P
MOV AL,0FFH 1111 1111 1

Even number of “1”s

AL P
MOV AL,07H 0000 0111 0

Odd number of “1”s

19
 Auxiliary Carry Flag (AF): Bit 4

The carry out from bit 3 to bit 4 in the last arithmetical operation.

AF = 0

AF = 1; if there is a carry out from 3rd bit to the 4th bit

Otherwise AF = 0;

20
 Zero Flag (ZF): Bit 6

Set (1) if the result of the last arithmetical or logical operation was 0.

0000 0000 for byte operation

0000 0000 0000 0000 for word operation
0000 0000 0000 0000 0000 0000 0000 0000 for double-word operation

CMP (Compare) instruction is a subtraction without a saved result. Zero bit is affected.
Not affected by other types of instructions (i.e. MOV, JMP, etc)

Example: AL Z Flag not affected (keeps the

MOV AL,05 0000 0101 X value corresponding to the
DEC AL 0000 0100 0 previous arithmetical operation).
DEC AL 0000 0011 result not 0 0
DEC AL 0000 0010 0
DEC AL 0000 0001 result = 0 0
DEC AL 0000 0000 1
21
 Sign Flag (SF): Bit 7

Represent the sign of the last arithmetical or logical operation.

The MSB (Most Significant Bit) of the last arithmetical or logical operation result.
The processor doesn’t knows if the result is to
Bit 7 for byte operation
be interpreted as “signed” or “unsigned”. S flag
Bit 15 for word operation
is always generated. It is the programmer
Bit 31 for double-word operation
responsibility to test or not the S flag.

CMP (Compare) instruction is a subtraction without a saved result. Sign bit is affected.
Not affected by other types of instructions (i.e. MOV, JMP, etc)

Examples: AL S Flag not affected (keeps the

MOV AL,3FH 0011 1111 X value corresponding to the
INC AL 0100 0000 0 previous arithmetical operation).

AX S
MOV AX,7FFFH 0111 1111 1111 1111 X
INC AX 1000 0000 0000 0000 1 22
 Overflow Flag (OF): Bit 11

It becomes 1 if the last calculated result would not fit in the number of
bits used for the operation, this may happen in the following cases :

Example :

Signed numbers: +127+127 has to be +254 but in binary 1111 1110

Thus it negative result .. So it is an overflow case has to be detected

The overflow flag is set when the most significant bit (the sign bit) is
changed by adding two numbers with the same sign (or subtracting two
numbers with opposite signs).

Overflow never occurs when the sign of two addition operands are
different (or the sign of two subtraction operands are the same).
23
 Flag register
Interrupt enable Flag (IF): Bit 9
It is manipulated by the programmer. If the flag is set to 1, hardware
interrupts will be authorised. If it is set to 0, interrupts will be ignored.

Trap Flag (TF): Bit 8

It is used for single step control. It allows user to execute one instruction of a
program at a time for debugging. When trap flag is set, program can be run in
single step mode.

Direction Flag (DF): Bit 10

Is used for the direction of strings. If it is set, string bytes are accessed from
higher memory address to lower memory address. When it is reset, the string
bytes are accessed from lower memory address to higher memory address.
24
 Data Organization
Bits, Bytes, Words, Double-words
Possible Values
Name Size Binary Hexadecimal Decimal
Bit BInary digiT 0,1 0,1 0,1
Nibble 4 bits 0...1111 0...F 0…15
Byte 8 bits 0…1111,1111 0…FF 0…255
Word 16 bits = 2 bytes 0…(16 ‘1’s) 0…FFFF 0…65,535
Double Word 32 bits = 4 bytes 0…(32 ‘1’s) 0…FFFFFFFF 0...4,294,967,295

Byte swapping: if a word has to be stored into an 8

Word: 5A2F
bit wide memory at address adr, its low byte is stored
at adr and its high byte at adr+1. If a word is read from 18000 2F Low byte of word
an 8 bit memory at address adr, the low byte is loaded 18001 5A High byte of word
from adr and the high byte from adr+1.
Memory locations
Rule: low significance <=> low address
25
 Instruction types
Data transfer instructions
8088 instruction set Additional 80386 instructions
IN Input byte or word from port LFS Load pointer using FS
LAHF Load AH from flags LGS Load pointer using GS
LDS Load pointer using data segment LSS Load pointer using SS
LEA Load effective address MOVSX Move with sign extended
LES Load pointer using extra segment MOVZX Move with zero extended
MOV Move to/from register/memory POPAD Pop all double (32 bit) registers
OUT Output byte or word to port POPD Pop double register
POP Pop word off stack POPFD Pop double flag register
POPF Pop flags off stack PUSHAD Push all double registers
PUSH Push word onto stack PUSHD Push double register
PUSHF Push flags onto stack PUSHFD Push double flag register
SAHF Store AH into flags
XCHG Exchange byte or word
XLAT Translate byte
Additional 80486 instruction
Additional 80286 instructions BSWAP Byte swap
INS Input string from port
OUTS Output string to port
POPA Pop all registers Additional Pentium instruction 26
PUSHA Push all registers MOV Move to/from control register
 Instruction types
Arithmetic instructions
8088 instruction set Additional 80386 instructions
AAA ASCII adjust for addition CDQ Convert double-word to
AAD ASCII adjust for division quad-word
AAM ASCII adjust for multiply CWDE Convert word to double-word
AAS ASCII adjust for subtraction
ADC Add byte or word plus carry
Additional 80486 instructions
ADD Add byte or word
CMPXCHG Compare and exchange
CBW Convert byte or word
XADD Exchange and add
CMP Compare byte or word
CWD Convert word to double-word
DAA Decimal adjust for addition
Additional Pentium instruction
DAS Decimal adjust for subtraction
CMPXCHG8B Compare and
DEC Decrement byte or word by one
exchange 8 bytes
DIV Divide byte or word
IDIV Integer divide byte or word
IMUL Integer multiply byte or word
INC Increment byte or word by one
MUL Multiply byte or word (unsigned)
NEG Negate byte or word
SBB Subtract byte or word and carry (borrow)
27
SUB Subtract byte or word
 Instruction types
Bit manipulation instructions

8088 instruction set Additional 80386 instructions

AND Logical AND of byte or word BSF Bit scan forward
NOT Logical NOT of byte or word BSR Bit scan reverse
OR Logical OR of byte or word BT Bit test
RCL Rotate left trough carry byte or word BTC Bit test and complement
RCR Rotate right trough carry byte or word BTR Bit test and reset
ROL Rotate left byte or word BTS Bit test and set
ROR Rotate right byte or word SETcc Set byte on condition
SAL Arithmetic shift left byte or word SHLD Shift left double precision
SAR Arithmetic shift right byte or word SHRD Shift right double precision
SHL Logical shift left byte or word
SHR Logical shift right byte or word
TEST Test byte or word
XOR Logical exclusive-OR of byte or word

28
 Instruction types
String instructions
8088 instruction set
CMPS Compare byte or word string
LODS Load byte or word string
MOVS Move byte or word string
MOVSB(MOVSW) Move byte string (word string)
REP Repeat
REPE (REPZ) Repeat while equal (zero)
REPNE (REPNZ) Repeat while not equal (not zero)
SCAS Scan byte or word string
STOS Store byte or word string

29
View publication stats