Scribd
Upload
2K views7 pages

DLD Open Ended Lab Report

This lab report describes designing a system with 4 users and a host. The host will ask a question and start a 15 second timer. The first user to press their buzzer button will stop the timer and their number will display on a 7-segment display. If time runs out, a red light and buzzer will activate. The main components are a 7-segment display, 555 timer, 7447 and 74LS08 ICs. In the Proteus implementation, each user has a flip-flop, AND gate, and 7447/4026 ICs encode and display the winner's number on the 7-segment display. A 555 timer generates the 15 second clock, displayed using a 4026 IC

Uploaded by

Fatima Sheikh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
2K views7 pages

DLD Open Ended Lab Report

This lab report describes designing a system with 4 users and a host. The host will ask a question and start a 15 second timer. The first user to press their buzzer button will stop the timer and their number will display on a 7-segment display. If time runs out, a red light and buzzer will activate. The main components are a 7-segment display, 555 timer, 7447 and 74LS08 ICs. In the Proteus implementation, each user has a flip-flop, AND gate, and 7447/4026 ICs encode and display the winner's number on the 7-segment display. A 555 timer generates the 15 second clock, displayed using a 4026 IC

Uploaded by

Fatima Sheikh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 7

Digital Logic Design

LAB REPORT

OPEN ENDED LAB

TE 55 D

Group Members:

Momina Javed

Fatima Shiekh

M. Husnain

Ahmed Gul

Submitted to:

Lab Engr Syed Muhammad Hammad


Aim:

To design and implement the solution to the problem statement 1, given as open
ended lab.

Problem Statement 1

Design a system having four users and a host. Host will ask a question and a timer

of 15 sec will get start. All the users will have a buzzer button to reply to that

question. The moment any first user reply, counter will stop, and no other user can

reply. A 7-segment display will show the user number and a green led will gets on. If

counter overflows and users failed to reply in the allocated duration, a red light will

glow with a buzzer.


Main Components

Main components employed in the lab solution are as under:

 7 Segment Display

A seven-segment display is a form of electronic display device for displaying decimal


numerals that is an alternative to the more complex dot matrix displays. Seven-segment
displays are widely used in digital clocks, electronic meters, basic calculators, and other
electronic devices that display numerical information

 555 Timer
The 555 timer IC is an integrated circuit used in a variety of timer, pulse generation, and
oscillator applications. The 555 can be used to provide time delays, as an oscillator, and as a
flip-flop element. Derivatives provide two or four timing circuits in one package
 7447 IC
7447 IC is a BCD to 7-segment latch decoder driver IC formed with CMOS logic and NPN bipolar
transistor output devices on an immovable structure. This IC is used where we need to driving
common-anode displays like 7-segment display.

 74LS08
Quad 2-Input AND Gates.General Description. This device contains four independent gates
each of which performs the logic AND function

 74LS32
Quad 2-Input OR Gates.General Description. This device contains four independent gates
each of which performs the logic OR function.
 74111
The J-K flip-flop is the most versatile of the basic flip-flops. All applications for flipflops
can be accomplished with either the D or the J-K flip-flop. The clocked R-S flipflop is
seldom used; it is used mostly as an internal component of integrated circuits. The
inputs are labeled J (the set mode) and K (the reset mode) to avoid confusion with the
RS flip-flop.
 7408
7408 IC is a QUAD 2-Input AND GATES and contains four independent gates each of
which performs the logic AND function.

 4026 IC

The IC CD4026 is an IC which can perform the function of both a counter as well a 7-
segment Driver. One single IC can be used to count form zero (0) to nine (9) directly
on a Common Cathode type 7-segment display. The count can be increased by
simply giving a high clock pulse; also more than one digit (0-9) can be created by
cascading more than one CD4026 IC. So if you have a 7-segment (CC) display on
which you have to display numbers that are being counted based on some condition
then this IC will be a perfect choice.
Proteus Implementation:

In this solution the following procedure is happening:

 4 push buttons are used to represent the 4 contestants.


 Each button has a flip flop in front of it which will receive the value and store it.
 An AND gate is placed between push button and flip flop which receives input from push
button and the flip flops NOT output. This AND stops buttons input if a flip flop has
already received an input.
 The outputs from the flip flop is then encoded to BCD and then inserted to 7447 IC inputs
which then convert display it on a 7 segment display.
 A 555 timer IC is used to generate a 15 sec pulse when push button (of host) triggers it.
 To display the clock, 4026 IC is used which will receive a clock pulse and increments
one bit on the 7 segment display. The clock is passed through an AND gate with the 555
timer output so that 4026 IC will only receive clock pulse when the 555 timer is triggered
by the push button.

You might also like