Event in Ystem Verilog
Event in Ystem Verilog
2) setting callbacks,
We can also add callbacks whenever an event is triggered. This is done by registering a callback
class with particular event.
Like SystemVerilog event has trigger (@event) and persistent trigger (wait(event.triggered)) mode,
uvm_event also has trigger (wait_trigger task) and persistent trigger (wait_ptrigger task).
Let's go through below example and see how we can transfer data using uvm_event and how we can
disable uvm_event from triggering using callbacks of uvm_event