Lecture 3 Architectureofthe8051microcontroller
Lecture 3 Architectureofthe8051microcontroller
Feature Quantity
ROM 4K Bytes
RAM 128 Bytes
Timer 2
I/O Ports 4
Serial Port 1
Interrupt Sources 6
External
Program Memory
External
Data
1000 Memory
0FFF Special FF
Function
Registers
Internal 80
7F Internal
Data
0000 00 Memory 0000
•
17 H
Bank is chosen by setting 2 bits in PSW 16 H
15 H
R7
R6
R5
– Default bank (at power up) is bank 0 (locations 14 H
13 H
R4
Bank 02
R3
00 – 07). 12 H
11 H
R2
R1
to as R0 through R7 0D H
0C H
R6
R5
0B H
R4
R3
Bank 01
0A H R2
09 H R1
• Given that each register has a specific 08 H
07 H
R0
R7
address, it can be accessed directly using that 06 H
05 H
R6
R5
04 H
address even if its bank is not the active one. 03 H
R4
R3
Bank 00
02 H R2
01 H R1
00 H R0
• Bit addressable.
– ACC.2 means bit 2 of the ACC register.
• Bit addressable.
– First bit has the same address as the register.
– Example: P1 has address 90H in the SFR, so
• P1.7 or 97H refer to the same bit.