Scribd
Upload
156 views2 pages

Classification of Interrupts

The document classifies interrupts into three main categories: hardware and software interrupts, vectored and non-vectored interrupts, and maskable and non-maskable interrupts. Hardware interrupts are initiated by external devices sending signals to the processor's interrupt pins, while software interrupts are program instructions. Vectored interrupts automatically branch to a vector address when interrupted, while non-vectored interrupts require the interrupting device to supply the interrupt service routine address. Maskable interrupts can be accepted or rejected by the processor, while non-maskable interrupts must always be accepted.

Uploaded by

Perseverance Chinaka
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
Download as docx, pdf, or txt
156 views2 pages

Classification of Interrupts

The document classifies interrupts into three main categories: hardware and software interrupts, vectored and non-vectored interrupts, and maskable and non-maskable interrupts. Hardware interrupts are initiated by external devices sending signals to the processor's interrupt pins, while software interrupts are program instructions. Vectored interrupts automatically branch to a vector address when interrupted, while non-vectored interrupts require the interrupting device to supply the interrupt service routine address. Maskable interrupts can be accepted or rejected by the processor, while non-maskable interrupts must always be accepted.

Uploaded by

Perseverance Chinaka
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1/ 2

Classification of Interrupts

In general the interrupts can be classified in the following three ways :

1. Hardware and software interrupts


2. Vectored and Non Vectored interrupt:
3. Maskable and Non Maskable interrupts.

The interrupts initiated by external hardware by sending an appropriate signal to


the interrupt pin of the processor is called hardware interrupt. The 8086 processor
has two interrupt pins INTR and NMI. The interrupts initiated by applying
appropriate signal to these pins are called hardware interrupts of 8086.

The software interrupts are program instructions. These instructions are inserted at
desired locations in a program. While running a program, if software interrupt
instruction is encountered then the processor initiates an interrupt. The 8086
processor has 256 types of software interrupts. The software interrupt instruction is
INT n, where n is the type number in the range 0 to 255.

When an interrupt signal is accepted by the processor, if the program control


automatically branches to a specific address (called vector address) then the
interrupt is called vectored interrupt. The automatic branching to vector address is
predefined by the manufacturer of processors. (In these vector addresses the
interrupt service subroutines
(ISR) are stored). In non-vectored interrupts the interrupting device should supply
the address of the ISR to be executed in response to the interrupt. All the 8086
interrupts are vectored interrupts. The vector address for an 8086 interrupt is
obtained from a vector table implemented in the first 1kb memory space (00000h
to 03FFFh).

The processor has the facility for accepting or rejecting hardware interrupts.
Programming the processor to reject an interrupt is referred to as masking or
disabling and programming the processor to accept an interrupt is referred to as
unmasking or enabling. In 8086 the interrupt flag (IF) can be set to one to unmask
or enable all hardware interrupts and IF is cleared to zero to mask or disable a
hardware interrupts except NMI.

The interrupts whose request can be either accepted or rejected by the processor
are called maskable interrupts. The interrupts whose request has to be definitely
accepted (or cannot be rejected) by the processor are called non-maskable
interrupts. Whenever a request is made by non-maskable interrupt, the processor
has to definitely accept that request and service that interrupt by suspending its
current program and executing an ISR. In 8086 processor all the hardware
interrupts initiated through INTR pin are maskable by clearing interrupt flag (IF).
The interrupt initiated through NMI pin and all software interrupts are non-
maskable.

Sources of Interrupts in 8086

An interrupt in 8086 can come from one of the following three sources.
1. One source is from an external signal applied to NMI or INTR input pin of the
processor. The interrupts initiated by applying appropriate signals to these input
pins are called hardware interrupts.
2. A second source of an interrupt is execution of the interrupt instruction "INT n",
where n is the type number. The interrupts initiated by "INT n" instructions are
called software interrupts.
3. The third source of an interrupt is from some condition produced in the 8086 by
the execution of an instruction. An example of this type of interrupt is divide by
zero interrupt. Program execution will be automatically interrupted if you attempt
to divide an operand by zero. Such conditional interrupts are also known as
exceptions.

You might also like