Lab Manual: Digital Logic Design
Lab Manual: Digital Logic Design
Statement Purpose:
In this lab we shall discuss about the Installation of CEDAR LOGIC SIMULATOR step-by-step and how to
use Cedar logic Simulator.
Activity Outcomes:
The students will be ableto easily Install CEDAR LOGIC SIMULATOR. They will also learn how to
design digital logic circuits using Cedar Logic Simulator.
Instructor Note:
Follow the steps of installing Cedar Logic Simulator on your computers very carefully. Practice using the
simulator as much as you can so that you may easily draw simple logic circuits with the help of this
simulator. This will give you a virtual demonstration of the functionality of these circuits. Try to design the
logic circuits for the Boolean functions given at the end of these notes.
CEDAR Logic Simulator is an interactive digital logic simulator to be used for the teaching of
logic design or testing simple digital circuits.
Press Next
Press Next
Press Next
MenueCommans
Toolbar Commans
Work Space
As Pages
Place your cursor over the 3-input XOR gate in the gate palette so that a blue square .3
appears around the gate shape
.Hold the left mouse button down and drag the gate shape onto the gate canvas .4
Release the mouse button when the gate is at the desired location. When you left click .5
anywhere on the canvas or drag another gate onto the canvas, the gate will become
.unselected
Connecting Gates
Adding Text
1. Selected the TEXT object from the gate palette
4. Type Input in the LABEL portion of the dialog box and press enter. Note that labels can be placed
anywhere on a circuit that you would wish.
5. To delete a label, simply select it like you would a gate and press the delete key. Play around with your
test circuit by adding as many text labels as you want until you feel comfortable with the process. Once you
are reasonably comfortable with it, delete the labels you added to the circuit and continue the tutorial.
Exercise:
Construct the logic circuit using Cedar Logic Simulator for each of the following Boolean functions, using
only AND, OR and NOT gates.