Scribd
Upload
88 views

Diagram of PAL Is Shown in The Following Figure.: Programmable Array Logic

PAL is a programmable logic device with a programmable AND array and fixed OR array. This allows it to generate only the required product terms of a Boolean function rather than all min terms. The AND gates have programmable inputs of variables and their complements, enabling any required product term. The OR gates have fixed inputs, so the number of inputs is set. Product terms from the AND gates are applied to the OR gates to output the sum of products form. An example implements two functions using four AND gates and two OR gates, with the AND gate inputs programmed to generate the product terms.

Uploaded by

FLOWER
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
88 views

Diagram of PAL Is Shown in The Following Figure.: Programmable Array Logic

PAL is a programmable logic device with a programmable AND array and fixed OR array. This allows it to generate only the required product terms of a Boolean function rather than all min terms. The AND gates have programmable inputs of variables and their complements, enabling any required product term. The OR gates have fixed inputs, so the number of inputs is set. Product terms from the AND gates are applied to the OR gates to output the sum of products form. An example implements two functions using four AND gates and two OR gates, with the AND gate inputs programmed to generate the product terms.

Uploaded by

FLOWER
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

PROGRAMMABLE ARRAY LOGIC

PAL is a programmable logic device that has Programmable AND array & fixed OR array. The
advantage of PAL is that we can generate only the required product terms of Boolean function
instead of generating all the min terms by using programmable AND gates. The block
diagram of PAL is shown in the following figure.

Here, the inputs of AND gates are programmable. That means each AND gate has both normal
and complemented inputs of variables. So, based on the requirement, we can program any of
those inputs. So, we can generate only the required product terms by using these AND gates.
Here, the inputs of OR gates are not of programmable type. So, the number of inputs to each
OR gate will be of fixed type. Hence, apply those required product terms to each OR gate as
inputs. Therefore, the outputs of PAL will be in the form of sum of products form.
Example
Let us implement the following Boolean functions using PAL.
A=XY+XZ′A=XY+XZ′

A=XY′+YZ′A=XY′+YZ′

The given two functions are in sum of products form. There are two product terms present in
each Boolean function. So, we require four programmable AND gates & two fixed OR gates for
producing those two functions. The corresponding PAL is shown in the following figure.

EE12A4- PAL –VLSI-UNIT IV


The programmable AND gates have the access of both normal and complemented inputs of
variables. In the above figure, the inputs X, X′X′, Y, Y′Y′, Z & Z′Z′, are available at the inputs
of each AND gate. So, program only the required literals in order to generate one product term
by each AND gate. The symbol ‘X’ is used for programmable connections.
Here, the inputs of OR gates are of fixed type. So, the necessary product terms are connected to
inputs of each OR gate. So that the OR gates produce the respective Boolean functions. The
symbol ‘.’ is used for fixed connections.

EE12A4- PAL –VLSI-UNIT IV

You might also like