IRF740

Data Sheet July 1999 File Number 2311.3

10A, 400V, 0.550 Ohm, N-Channel Power Features

MOSFET • 10A, 400V
This N-Channel enhancement mode silicon gate power field
• rDS(ON) = 0.550Ω
effect transistor is an advanced power MOSFET designed,
tested, and guaranteed to withstand a specified level of • Single Pulse Avalanche Energy Rated
energy in the breakdown avalanche mode of operation. All of • SOA is Power Dissipation Limited
these power MOSFETs are designed for applications such
as switching regulators, switching converters, motor drivers, • Nanosecond Switching Speeds
relay drivers, and drivers for high power bipolar switching • Linear Transfer Characteristics
transistors requiring high speed and low gate drive power.
• High Input Impedance
They can be operated directly from integrated circuits.
• Related Literature
Formerly developmental type TA17424.
- TB334 “Guidelines for Soldering Surface Mount
Components to PC Boards”
Ordering Information
PART NUMBER PACKAGE BRAND Symbol
IRF740 TO-220AB IRF740 D

NOTE: When ordering, include the entire part number.

Packaging
JEDEC TO-220AB
TOP VIEW

SOURCE
DRAIN
GATE

DRAIN
(FLANGE)

4-239 CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
 IRF740

Absolute Maximum Ratings TC = 25oC, Unless Otherwise Specified

IRF740 UNITS
Drain to Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDS 400 V
Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDGR 400 V
Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID 10 A
TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID 6.3 A
Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IDM 40 A
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VGS ±20 V
Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PD 125 W
Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0 W/oC
Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EAS 520 mJ
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, TSTG -55 to 150 oC
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TL 300 oC
Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Tpkg 260 oC

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:
1. TJ = 25oC to 125oC.

Electrical Specifications TC = 25oC, Unless Otherwise Specified

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Drain to Source Breakdown Voltage BVDSS VGS = 0V, ID = 250µA (Figure 10) 400 - - V
Gate to Threshold Voltage VGS(TH) VGS = VDS, ID = 250µA 2.0 - 4.0 V
Zero Gate Voltage Drain Current IDSS VDS = Rated BVDSS, VGS = 0V - - 25 µA
VDS = 0.8 x Rated BVDSS, VGS = 0V, TJ = 125oC - - 250 µA
On-State Drain Current (Note 2) ID(ON) VDS > ID(ON) x rDS(ON)MAX , VGS = 10V 10 - - A
Gate to Source Leakage Current IGSS VGS = ±20V - - ±500 nA
Drain to Source On Resistance (Note 2) rDS(ON) VGS = 10V, ID = 5.2A (Figures 8, 9) - 0.47 0.550 Ω
Forward Transconductance (Note 2) gfs VDS ≥ 50V, ID = 5.2A (Figure 12) 5.8 8.9 - S
Turn-On Delay Time tD(ON) VDD = 200V, ID ≈ 10A, RG = 9.1Ω, - 15 21 ns
RL = 20Ω, VGS = 10V
Rise Time tr - 25 41 ns
MOSFET Switching Times are Essentially
Turn-Off Delay Time tD(OFF) Independent of Operating Temperature - 52 75 ns
Fall Time tf - 25 36 ns
Total Gate Charge Qg(TOT) VGS = 10V, ID = 10A, VDS = 0.8 x Rated BVDSS - 41 63 nC
(Gate to Source + Gate to Drain) Ig(REF) = 1.5mA (Figure 14)
Gate Charge is Essentially Independent of Operating
Gate to Source Charge Qgs - 6.5 - nC
Temperature
Gate to Drain “Miller” Charge Qgd - 23 - nC
Input Capacitance CISS VGS = 0V, VDS = 25V, f = 1.0MHz (Figure 11) - 1250 - pF
Output Capacitance COSS - 300 - pF
Reverse-Transfer Capacitance CRSS - 80 - pF
Internal Drain Inductance LD Measured From the Modified MOSFET - 3.5 - nH
Contact Screw on Tab to Symbol Showing the
Center of Die Internal Devices
Measured From the Drain Inductances - 4.5 - nH
D
Lead, 6mm (0.25in) From
Package to Center of Die LD
Internal Source Inductance LS Measured From the - 7.5 - nH
Source Lead, 6mm G
(0.25in) From Header to LS
Source Bonding Pad
S

Thermal Resistance Junction to Case RθCS - - 1.0 oC/W

Thermal Resistance Junction to Ambient RθJA Free Air Operation - - 62.5 oC/W

4-240
 IRF740

Source to Drain Diode Specifications

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Continuous Source to Drain Current ISD Modified MOSFET - - 10 A
D
Symbol Showing the
Pulse Source to Drain Current ISDM - - 40 A
Integral Reverse
(Note 3)
P-N Junction Diode
G

Source to Drain Diode Voltage (Note 2) VSD TJ = 25oC, ISD = 10A, VGS = 0V (Figure 13) - - 2.0 V
Reverse Recovery Time trr TJ = 25oC, ISD = 10A, dISD/dt = 100A/µs 170 390 790 ns
Reverse Recovered Charge QRR TJ = 25oC, ISD = 10A, dISD/dt = 100A/µs 1.6 4.5 8.2 µC
NOTES:
2. Pulse Test: Pulse width ≤ 300µs, duty cycle ≤ 2%.
3. Repetitive Rating: Pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. VDD = 50V, starting TJ = 25oC, L = 9.1µH, RG = 25Ω, peak IAS = 10A.

Typical Performance Curves Unless Otherwise Specified

1.2 10
POWER DISSIPATION MULTIPLIER

1.0
8
ID, DRAIN CURRENT (A)

0.8
6
0.6

4
0.4

0.2 2

0 0
0 50 100 150
25 50 75 100 125 150
TC , CASE TEMPERATURE (oC) TC , CASE TEMPERATURE (oC)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
TEMPERATURE CASE TEMPERATURE
ZθJC, TRANSIENT THERMAL IMPEDANCE

1
0.5

0.2
0.1 0.1
0.05
0.02
0.01 PDM
SINGLE PULSE
10-2 t1
t2t2
NOTES:
DUTY FACTOR: D = t1/t2
PEAK TJ = PDM x ZθJC + TC
10-3
10-5 10-4 10-3 10-2 0.1 1 10
t1, RECTANGULAR PULSE DURATION (S)

FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

4-241
 IRF740

Typical Performance Curves Unless Otherwise Specified (Continued)

100 15
PULSE DURATION = 80µs
VGS = 10V
DUTY CYCLE = 0.5% MAX
10µs VGS = 6.0V
12
ID, DRAIN CURRENT (A)

ID, DRAIN CURRENT (A)

VGS = 5.5V
10 100µs
9
1ms VGS = 5.0V

OPERATION IN THIS 6
1 REGION IS LIMITED 10ms
BY rDS(ON)
VGS = 4.5V
TC = 25oC DC 3
TC = 150oC
VGS = 4.0V
SINGLE PULSE
0.1 0
1 10 102 103 0 40 80 120 160 200
VDS, DRAIN TO SOURCE VOLTAGE (V) VDS, DRAIN TO SOURCE VOLTAGE (V)

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

15 100

IDS(ON), DRAIN TO SOURCE CURRENT (A)

PULSE DURATION = 80µs VGS = 10V PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX VGS = 6.0V DUTY CYCLE = 0.5% MAX
VGS = 5.5V VDS ≥ 50V
12
ID, DRAIN CURRENT (A)

10
9

VGS = 5.0V
6 TJ = 150oC TJ = 25oC
1

3 VGS = 4.5V

VGS = 4.0V
0 0.1
0 2 4 6 8 10 0 2 4 6 8 10
VDS, DRAIN TO SOURCE VOLTAGE (V) VGS, GATE TO SOURCE VOLTAGE (V)

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

5 3.0
PULSE DURATION = 80µs PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX DUTY CYCLE = 0.5% MAX
NORMALIZED DRAIN TO SOURCE

ID = 10A, VGS = 10V

rDS(ON), DRAIN TO SOURCE

4 2.4
ON RESISTANCE VOLTAGE
ON RESISTANCE

3 VGS = 10V 1.8

2 1.2

VGS = 20V
1 0.6

0 0
25 10 20 30 40 50 -60 -40 -20 0 20 40 60 80 100 120 140 160
TC , CASE TEMPERATURE (oC) TJ, JUNCTION TEMPERATURE (oC)

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

VOLTAGE AND DRAIN CURRENT RESISTANCE vs JUNCTION TEMPERATURE

4-242
 IRF740

Typical Performance Curves Unless Otherwise Specified (Continued)

1.25 2500
ID = 250µA VGS = 0V, f = 1MHz
CISS = CGS + CGD
NORMALIZED DRAIN TO SOURCE

CRSS = CGD
COSS ≈ CDS + CGD
1.15 2000
BREAKDOWN VOLTAGE

C, CAPACITANCE (pF)
1.05 1500
CISS

0.95 1000

COSS
0.85 500 CRSS

0.75 0
-60 -40 -20 0 20 40 60 80 100 120 140 160 1 2 5 10 2 5 102 2 5 103
TJ, JUNCTION TEMPERATURE (oC) VDS , DRAIN TO SOURCE VOLTAGE (V)

FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
VOLTAGE vs JUNCTION TEMPERATURE

15 100
PULSE DURATION = 80µs PULSE DURATION = 80µs
ISD, SOURCE TO DRAIN CURRENT (A)
DUTY CYCLE = 0.5% MAX DUTY CYCLE = 0.5% MAX
VDS ≥ 50V
gfs, TRANSCONDUCTANCE (S)

12

TJ = 25oC 10
9
TJ = 150oC
TJ = 150oC
6 TJ = 25oC
1.0

0 0.1
0 4 8 12 16 20 0 0.3 0.6 0.9 1.2 1.5
VSD, SOURCE TO DRAIN VOLTAGE (V)
ID, DRAIN CURRENT (A)

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

20
ID = 10A
VGS, GATE TO SOURCE VOLTAGE (V)

16

VDS = 80V
12
VDS = 200V

VDS = 320V
8

0
0 12 24 36 48 60
Qg, GATE CHARGE (nC)

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

4-243
 IRF740

Test Circuits and Waveforms

VDS
BVDSS

L tP
VDS

VARY tP TO OBTAIN IAS

+ VDD
REQUIRED PEAK IAS RG
VDD
VGS -
DUT

tP
0V IAS
0
0.01Ω
tAV

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

tON tOFF

td(ON) td(OFF)

tr tf
RL VDS
90% 90%

+
VDD 10% 10%
RG 0
-
DUT 90%

VGS 50% 50%

PULSE WIDTH
VGS 10%
0

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

VDS
CURRENT (ISOLATED
REGULATOR SUPPLY)
VDD

SAME TYPE Qg(TOT)

AS DUT VGS
12V
0.2µF 50kΩ Qgd
BATTERY
0.3µF
Qgs

D
VDS

G DUT
0

IG(REF) S
0
VDS IG(REF)
IG CURRENT ID CURRENT
SAMPLING SAMPLING
RESISTOR RESISTOR 0

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS

4-244
 IRF740

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA EUROPE ASIA
Intersil Corporation Intersil SA Intersil (Taiwan) Ltd.
P. O. Box 883, Mail Stop 53-204 Mercure Center 7F-6, No. 101 Fu Hsing North Road
Melbourne, FL 32902 100, Rue de la Fusee Taipei, Taiwan
TEL: (407) 724-7000 1130 Brussels, Belgium Republic of China
FAX: (407) 724-7240 TEL: (32) 2.724.2111 TEL: (886) 2 2716 9310
FAX: (32) 2.724.22.05 FAX: (886) 2 2715 3029

4-245