HEF4521B: 1. General Description

Download as pdf or txt
Download as pdf or txt
You are on page 1of 17

HEF4521B

24-stage frequency divider and oscillator


Rev. 7 — 30 March 2016 Product data sheet

1. General description
The HEF4521B consists of a chain of 24 toggle flip-flops with an overriding asynchronous
master reset input (MR), and an input circuit that allows three modes of operation. The
single inverting stage (A2 to Y2) functions as: a crystal oscillator, an input buffer for an
external oscillator or in combination with A1 as an RC oscillator. The crystal oscillator
operates in Low-power mode when pins VSS1 and VDD1 are supplied via external resistors.

Each flip-flop divides the frequency of the previous flip-flop by two, consequently the
HEF4521B counts up to 224 = 16777216. The counting advances on the HIGH-to-LOW
transition of the clock (A2). The outputs from each of the last seven stages (218 to 224) are
available for additional flexibility.

It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS


(usually ground). Unused inputs must be connected to VDD, VSS, or another input.

2. Features and benefits


 Low power crystal oscillator operation
 Fully static operation
 5 V, 10 V, and 15 V parametric ratings
 Standardized symmetrical output characteristics
 Specified from 40 C to +85 C
 Complies with JEDEC standard JESD 13-B

3. Ordering information
Table 1. Ordering information
All types operate from 40 C to +85 C.
Type number Package
Name Description Version
HEF4521BT SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1
NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

4. Functional diagram

   

9'' < 05 $

$
 &3
67$*(6WR
966 &' 4


&3
67$*(6WR
&' 4

&3
67$*(6WR
&'

4 4 4 4 4 4 4 <

       
DDH

Fig 1. Functional diagram

9''
9''

$ WR))V WRORJLF

966
966

< DDH

Fig 2. Schematic diagram of clock input circuitry

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 2 of 17


xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx
xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
Product data sheet
HEF4521B

NXP Semiconductors
05 $
<
4 4 4 4 4 4 4 4
)) )) )) )) )) )) )) ))
$ 7 7 7 7 7 7 7 7

966
&' &' &' &' &' &' &' &'

9''

4 4 4 4 4 4 4 4
)) )) )) )) )) )) )) ))
7 7 7 7 7 7 7 7
All information provided in this document is subject to legal disclaimers.

&' &' &' &' &' &' &' &'


Rev. 7 — 30 March 2016

4 4 4 4 4 4 4 4
)) )) )) )) )) )) )) ))
7 7 7 7 7 7 7 7

&' &' &' &' &' &' &' &'

24-stage frequency divider and oscillator


4 4 4 4 4 4 4 <
DDH

Fig 3. Logic diagram


© NXP Semiconductors N.V. 2016. All rights reserved.

HEF4521B
3 of 17
NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

5. Pinning information

5.1 Pinning

+()%

4   9''

05   4

966   4

<   4

9''   4

$   4

<   4

966   $

DDH

Fig 4. Pin configuration

5.2 Pin description


Table 2. Pin description
Symbol Pin Description
MR 2 master reset input
VSS1 3 ground supply voltage 1
VDD1 5 supply voltage 1
Y1, Y2 7, 4 external oscillator connection
VSS 8 ground supply voltage
A1, A2 9, 6 external oscillator connection
Q18 to Q24 10, 11, 12, 13, 14, 15, 1 output
VDD 16 supply voltage

6. Count capacity
Table 3. Count capacity
Output Count capacity
Q18 218 = 262144
Q19 219 = 524288
Q20 220 = 1048576
Q21 221 = 2097152
Q22 222 = 4194304
Q23 223 = 8388608
Q24 224 = 16777216

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 4 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

7. Functional test
A test function has been included to reduce the test time required to test all 24 counter
stages. This test function divides the counter into three 8-stage sections by connecting
VSS1 to VDD and VDD1 to VSS. 255 counts are loaded into each of the 8-stage sections in
parallel via A2 (connected to Y2). All flip-flops are now at a HIGH level. The counter is
now returned to the normal 24-stage in series configuration by connecting VSS1 to VSS
and VDD1 to VDD. Entering one more pulse into input A2 causes the counter to ripple from
an all HIGH state to an all LOW state.

Table 4. Functional test sequence[1]


Inputs Control terminals Outputs Remarks
MR A2 Y2 VSS1 VDD1 Q18 to Q24
H L L VDD VSS L counter is in three 8-stage sections in parallel mode; A2 and Y2
are interconnected (Y2 is now input); counter is reset by MR.
L [2] [2] VDD VSS H
L L L VSS VSS H VSS1 is connected to VSS.
L H L VSS VSS H the input A2 is made HIGH.
L H L VSS VDD H VDD1 is connected to VDD; Y2 is now made floating and
becomes an output; the device is now in the 224 mode.
L  VSS VDD L counter ripples from an all HIGH state to an all LOW state.

[1] H = HIGH voltage level; L = LOW voltage level;  = HIGH to LOW transition.
[2] 255 pulses are clocked into A2, Y2. The counter advances on the LOW to HIGH transition.

8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter Conditions Min Max Unit
VDD supply voltage 0.5 +18 V
IIK input clamping current VI < 0.5 V or VI > VDD + 0.5 V - 10 mA
VI input voltage 0.5 VDD + 0.5 V
IOK output clamping current VO < 0.5 V or VO > VDD + 0.5 V - 10 mA
II/O input/output current - 10 mA
IDD supply current to any supply terminal - 100 mA
Tstg storage temperature 65 +150 C
Tamb ambient temperature 40 +85 C
Ptot total power dissipation SO16 package [1] - 500 mW
P power dissipation per output - 100 mW

[1] For SO16 package: Ptot derates linearly with 8 mW/K above 70 C.

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 5 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

9. Recommended operating conditions


Table 6. Recommended operating conditions
Symbol Parameter Conditions Min Typ Max Unit
VDD supply voltage 3 - 15 V
VI input voltage 0 - VDD V
Tamb ambient temperature in free air 40 - +85 C
t/V input transition rise and fall rate VDD = 5 V - - 3.75 s/V
VDD = 10 V - - 0.5 s/V
VDD = 15 V - - 0.08 s/V

10. Static characteristics


Table 7. Static characteristics
VSS = 0 V; VI = VSS or VDD unless otherwise specified.
Symbol Parameter Conditions VDD Tamb = 40 C Tamb = 25 C Tamb = 85 C Unit
Min Max Min Max Min Max
VIH HIGH-level input voltage IO < 1 A 5V 3.5 - 3.5 - 3.5 - V
10 V 7.0 - 7.0 - 7.0 - V
15 V 11.0 - 11.0 - 11.0 - V
VIL LOW-level input voltage IO < 1 A 5V - 1.5 - 1.5 - 1.5 V
10 V - 3.0 - 3.0 - 3.0 V
15 V - 4.0 - 4.0 - 4.0 V
VOH HIGH-level output voltage IO < 1 A 5V 4.95 - 4.95 - 4.95 - V
10 V 9.95 - 9.95 - 9.95 - V
15 V 14.95 - 14.95 - 14.95 - V
VOL LOW-level output voltage IO < 1 A 5V - 0.05 - 0.05 - 0.05 V
10 V - 0.05 - 0.05 - 0.05 V
15 V - 0.05 - 0.05 - 0.05 V
IOH HIGH-level output current VO = 2.5 V 5V - 1.7 - 1.4 - 1.1 mA
VO = 4.6 V 5V - 0.52 - 0.44 - 0.36 mA
VO = 9.5 V 10 V - 1.3 - 1.1 - 0.9 mA
VO = 13.5 V 15 V - 3.6 - 3.0 - 2.4 mA
IOL LOW-level output current VO = 0.4 V 5V 0.52 - 0.44 - 0.36 - mA
VO = 0.5 V 10 V 1.3 - 1.1 - 0.9 - mA
VO = 1.5 V 15 V 3.6 - 3.0 - 2.4 - mA
II input leakage current 15 V - 0.3 - 0.3 - 1.0 A
IDD supply current IO = 0 A 5V - 20 - 20 - 150 A
10 V - 40 - 40 - 300 A
15 V - 80 - 80 - 600 A
CI input capacitance - - - - 7.5 - - pF

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 6 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

11. Dynamic characteristics


Table 8. Dynamic characteristics
VSS = 0 V; Tamb = 25 C; for test circuits see Figure 6; unless otherwise specified.
Symbol Parameter Conditions VDD Extrapolation formula Min Typ Max Unit
tPHL HIGH to LOW A2 to Q18; 5V [1] 923 ns + (0.55 ns/pF)CL - 950 1900 ns
propagation delay see Figure 5 10 V 339 ns + (0.23 ns/pF)CL - 350 700 ns
15 V 212 ns + (0.16 ns/pF)CL - 220 440 ns
Qn to Qn + 1; 5V 13 ns + (0.55 ns/pF)CL - 40 80 ns
see Figure 5 10 V 4 ns + (0.23 ns/pF)CL - 15 30 ns
15 V 2 ns + (0.16 ns/pF)CL - 10 20 ns
MR to Qn 5V 93 ns + (0.55 ns/pF)CL - 120 240 ns
10 V 44 ns + (0.23 ns/pF)CL - 55 110 ns
15 V 32 ns + (0.16 ns/pF)CL - 40 80 ns
A1 to Y1; 5V 63 ns + (0.55 ns/pF)CL - 90 180 ns
see Figure 5 10 V 24 ns + (0.23 ns/pF)CL - 35 70 ns
15 V 17 ns + (0.16 ns/pF)CL - 25 50 ns
tPLH LOW to HIGH A2 to Q18; 5V [1] 923 ns + (0.55 ns/pF)CL - 950 1900 ns
propagation delay see Figure 5 10 V 339 ns + (0.23 ns/pF)CL - 350 700 ns
15 V 212 ns + (0.16 ns/pF)CL - 220 440 ns
Qn to Qn + 1; 5V 13 ns + (0.55 ns/pF)CL - 40 80 ns
see Figure 5 10 V 4 ns + (0.23 ns/pF)CL - 15 30 ns
15 V 2 ns + (0.16 ns/pF)CL - 10 20 ns
A1 to Y1; 5V 33 ns + (0.55 ns/pF)CL - 60 120 ns
see Figure 5 10 V 19 ns + (0.23 ns/pF)CL - 30 60 ns
15 V 12 ns + (0.16 ns/pF)CL - 20 40 ns
tt transition time Qn; see Figure 5 5 V [1] 10 ns + (1.00 ns/pF)CL - 60 120 ns
10 V 9 ns + (0.42 ns/pF)CL - 30 60 ns
15 V 6 ns + (0.28 ns/pF)CL - 20 40 ns
tW pulse width A2 HIGH; 5V 80 40 - ns
minimum width; 10 V 40 20 - ns
see Figure 5
15 V 30 15 - ns
MR HIGH; 5V 70 35 - ns
minimum width; 10 V 40 20 - ns
see Figure 5
15 V 30 15 - ns
trec recovery time MR; see Figure 5 5 V +20 10 - ns
10 V +15 5 - ns
15 V 15 0 - ns
fmax maximum frequency A1; see Figure 5 5V 6 12 - MHz
10 V 12 25 - MHz
15 V 17 35 - MHz

[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (CL in pF).

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 7 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

Table 9. Dynamic power dissipation PD


PD can be calculated from the formulas shown. VSS = 0 V; tr = tf  20 ns; Tamb = 25 C.
Symbol Parameter VDD Typical formula for PD (W) where:
PD dynamic power 5V PD = 1200  fi + (fo  CL)  VDD 2 fi = input frequency in MHz,
dissipation 10 V PD = 5100  fi + (fo  CL)  VDD2 fo = output frequency in MHz,
15 V PD = 13050  fi + (fo  CL)  VDD2 CL = output load capacitance in pF,
VDD = supply voltage in V,
(CL  fo) = sum of the outputs.

12. Waveforms

9,

05LQSXW 90

9
W:
IPD[
9,

$LQSXW 90

9
WUHF W:
W3+/ W3/+
92+

4QRXWSXW

92/
WW WW
DDH

a. Pulse widths, maximum frequency, recovery and transition times and A2 to Qn propagation delays

9, 92+

$LQSXW 90 4QRXWSXW 90

9 92/
W3/+ W3+/ W3/+ W3+/

92+ 92+

<RXWSXW 90 4QRXWSXW 90

92/ 92/
<SURSDJDWLRQGHOD\V 4QWR4QSURSDJDWLRQGHOD\V
DDN

b. A1 to Y1, MR to Qn and Qn to Qn + 1 propagation delays


Measurement points are given in Table 10.
The logic levels VOH and VOL are typical output voltage levels that occur with the output load.
Fig 5. Waveforms showing measurement of dynamic characteristics

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 8 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

W:
9,
 
QHJDWLYH
SXOVH 90 90
 
9
WI WU

WU WI
9,
 
SRVLWLYH
SXOVH 90 90
 
9
W:
DDM

a. Input waveforms

9''

9, 92
* '87

57 &/

DDJ

b. Test circuit
Test data is given in Table 10.
Definitions for test circuit:
Device Under Test (DUT);
CL = Load capacitance including jig and probe capacitance;
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
Fig 6. Test circuit for measuring switching times

Table 10. Measurement points and test data


Supply voltage Input Load
VDD VI VM tr, tf CL
5 V to 15 V VDD 0.5VI  20 ns 50 pF

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 9 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

13. Application information

9''

5R 0ȍ 5 

9'' 9''

$ <
<
4
$
+()%

&6 &7

05 4

966 966

5 

DDH

(1) Optional for low power operation.


Fig 7. Crystal oscillator circuit

Table 11. Typical characteristics for crystal oscillator


See Figure 7.
Parameter 500 kHz circuit 50 kHz circuit Unit
Crystal characteristics
Resonance frequency 500 50 kHz
Crystal cut S N -
Equivalent resistance; RS 1 6.2 k
External resistor/capacitor values
Ro 47 750 k
CT 82 82 pF
CS 20 20 pF

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 10 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

DDH
57& 9'' 
&
IRVF 
N+]
56 9'' 9''

$ < 
< 

4
$
+()%

05 4

966 966

 
   57& Nȍ 
DDH     & Q) 

1 VDD = 10 V; The test circuit is shown in Figure 8.


f  ---------------------------------- ; R S  2R TC , where:
2.3  R TC  C (1) RTC; C = 1 nF; RS  2 RTC.
(2) C; RTC = 56 k; RS = 120 k.
f is in Hz, R is in , and C is in F.

V IL  max 
R S + R TC  --------------------- , where:
II

VIL(max) = maximum input voltage LOW; and


II = input leakage current.

Fig 8. RC oscillator circuit Fig 9. Oscillator frequency as a function of


RTC and C

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 11 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

DDH

JIV
P$9





5ELDV

Nȍ  
9''

—) —) 


$ <

9L LQSXW RXWSXW


$ LR
I N+]

966    
DDH 9'' 9

gfs = dio/dvi with vo constant (see Figure 11). (1) Average + 2s.
(2) Average.
(3) Average  2s.
Where ‘s’ is the observed standard deviation.
Fig 10. Test setup for measuring forward Fig 11. Typical forward transconductance gfs as a
transconductance function of the supply voltage at Tamb = 25 C

DDH DDH
 

,''
JDLQ P$
929,


W\S
W\S





 
       
9'' 9 9'' 9

Fig 12. Voltage gain VO/VI as a function of supply Fig 13. Supply current as a function of supply voltage
voltage

Nȍ

$ <
DDH

Fig 14. Test setup for measuring the Figure 12 and Figure 13 graphs

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 12 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

14. Package outline

62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP 627

' ( $
;

F

\ +( Y 0 $

=

 

4
$
$ 
 $
$
SLQLQGH[
ș
/S

  /

H Z 0 GHWDLO;
ES

  PP
VFDOH

',0(16,216 LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV 
$
81,7 $ $ $ ES F '   (   H +( / /S 4 Y Z \ =   ș
PD[
          
PP     
  
          R
          R
LQFKHV       
         

1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPP LQFK PD[LPXPSHUVLGHDUHQRWLQFOXGHG

287/,1( 5()(5(1&(6 (8523($1


,668('$7(
9(56,21 ,(& -('(& -(,7$ 352-(&7,21


627 ( 06


Fig 15. Package outline SOT109-1 (SO16)

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 13 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

15. Revision history


Table 12. Revision history
Document ID Release date Data sheet status Change notice Supersedes
HEF4521B v.7 20160330 Product data sheet - HEF4521B v.6
Modifications: • Type number HEF4521BP (SOT38-4) removed.
HEF4521B v.6 20111121 Product data sheet - HEF4521B v.5
Modifications: • Section Applications removed
• Table 4: added references to Table note [1] and Table note [2]
• Table 7: IOH minimum values changed to maximum
• Figure 11, Figure note [1] and Figure note [3]: space between ‘2’ and ‘s’ removed
HEF4521B v.5 20091105 Product data sheet - HEF4521B v.4
HEF4521B v.4 20090421 Product data sheet - HEF4521B_CNV v.3
HEF4521B_CNV v.3 19950101 Product specification - HEF4521B_CNV v.2
HEF4521B_CNV v.2 19950101 Product specification - -

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 14 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

16. Legal information

16.1 Data sheet status


Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development.
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification.
Product [short] data sheet Production This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in life support, life-critical or
safety-critical systems or equipment, nor in applications where failure or
Draft — The document is a draft version only. The content is still under
malfunction of an NXP Semiconductors product can reasonably be expected
internal review and subject to formal approval, which may result in
to result in personal injury, death or severe property or environmental
modifications or additions. NXP Semiconductors does not give any
damage. NXP Semiconductors and its suppliers accept no liability for
representations or warranties as to the accuracy or completeness of
inclusion and/or use of NXP Semiconductors products in such equipment or
information included herein and shall have no liability for the consequences of
applications and therefore such inclusion and/or use is at the customer’s own
use of such information.
risk.
Short data sheet — A short data sheet is an extract from a full data sheet
Applications — Applications that are described herein for any of these
with the same product type number(s) and title. A short data sheet is intended
products are for illustrative purposes only. NXP Semiconductors makes no
for quick reference only and should not be relied upon to contain detailed and
representation or warranty that such applications will be suitable for the
full information. For detailed and full information see the relevant full data
specified use without further testing or modification.
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the Customers are responsible for the design and operation of their applications
full data sheet shall prevail. and products using NXP Semiconductors products, and NXP Semiconductors
accepts no liability for any assistance with applications or customer product
Product specification — The information and data provided in a Product design. It is customer’s sole responsibility to determine whether the NXP
data sheet shall define the specification of the product as agreed between Semiconductors product is suitable and fit for the customer’s applications and
NXP Semiconductors and its customer, unless NXP Semiconductors and products planned, as well as for the planned application and use of
customer have explicitly agreed otherwise in writing. In no event however, customer’s third party customer(s). Customers should provide appropriate
shall an agreement be valid in which the NXP Semiconductors product is design and operating safeguards to minimize the risks associated with their
deemed to offer functions and qualities beyond those described in the applications and products.
Product data sheet.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on any weakness or default in the
16.3 Disclaimers customer’s applications or products, or the application or use by customer’s
third party customer(s). Customer is responsible for doing all necessary
testing for the customer’s applications and products using NXP
Limited warranty and liability — Information in this document is believed to
Semiconductors products in order to avoid a default of the applications and
be accurate and reliable. However, NXP Semiconductors does not give any
the products or of the application or use by customer’s third party
representations or warranties, expressed or implied, as to the accuracy or
customer(s). NXP does not accept any liability in this respect.
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no Limiting values — Stress above one or more limiting values (as defined in
responsibility for the content in this document if provided by an information the Absolute Maximum Ratings System of IEC 60134) will cause permanent
source outside of NXP Semiconductors. damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
In no event shall NXP Semiconductors be liable for any indirect, incidental,
the Recommended operating conditions section (if present) or the
punitive, special or consequential damages (including - without limitation - lost
Characteristics sections of this document is not warranted. Constant or
profits, lost savings, business interruption, costs related to the removal or
repeated exposure to limiting values will permanently and irreversibly affect
replacement of any products or rework charges) whether or not such
the quality and reliability of the device.
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory. Terms and conditions of commercial sale — NXP Semiconductors
Notwithstanding any damages that customer might incur for any reason products are sold subject to the general terms and conditions of commercial
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards sale, as published at http://www.nxp.com/profile/terms, unless otherwise
customer for the products described herein shall be limited in accordance agreed in a valid written individual agreement. In case an individual
with the Terms and conditions of commercial sale of NXP Semiconductors. agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
Right to make changes — NXP Semiconductors reserves the right to make applying the customer’s general terms and conditions with regard to the
changes to information published in this document, including without purchase of NXP Semiconductors products by customer.
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior No offer to sell or license — Nothing in this document may be interpreted or
to the publication hereof. construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 15 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

Export control — This document as well as the item(s) described herein NXP Semiconductors’ specifications such use shall be solely at customer’s
may be subject to export control regulations. Export might require a prior own risk, and (c) customer fully indemnifies NXP Semiconductors for any
authorization from competent authorities. liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
Non-automotive qualified products — Unless this data sheet expressly
standard warranty and NXP Semiconductors’ product specifications.
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested Translations — A non-English (translated) version of a document is for
in accordance with automotive testing or application requirements. NXP reference only. The English version shall prevail in case of any discrepancy
Semiconductors accepts no liability for inclusion and/or use of between the translated and English versions.
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer 16.4 Trademarks
(a) shall use the product without NXP Semiconductors’ warranty of the
Notice: All referenced brands, product names, service names and trademarks
product for such automotive applications, use and specifications, and (b)
are the property of their respective owners.
whenever customer uses the product for automotive applications beyond

17. Contact information


For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

HEF4521B All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet Rev. 7 — 30 March 2016 16 of 17


NXP Semiconductors HEF4521B
24-stage frequency divider and oscillator

18. Contents
1 General description . . . . . . . . . . . . . . . . . . . . . . 1
2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3 Ordering information . . . . . . . . . . . . . . . . . . . . . 1
4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 4
5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
6 Count capacity . . . . . . . . . . . . . . . . . . . . . . . . . . 4
7 Functional test . . . . . . . . . . . . . . . . . . . . . . . . . . 5
8 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5
9 Recommended operating conditions. . . . . . . . 6
10 Static characteristics. . . . . . . . . . . . . . . . . . . . . 6
11 Dynamic characteristics . . . . . . . . . . . . . . . . . . 7
12 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
13 Application information. . . . . . . . . . . . . . . . . . 10
14 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 13
15 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 14
16 Legal information. . . . . . . . . . . . . . . . . . . . . . . 15
16.1 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 15
16.2 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
16.3 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
16.4 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 16
17 Contact information. . . . . . . . . . . . . . . . . . . . . 16
18 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.

© NXP Semiconductors N.V. 2016. All rights reserved.


For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 30 March 2016
Document identifier: HEF4521B

You might also like