Lab Report Template: CS 303 Logic Design Section I/ II
Lab Report Template: CS 303 Logic Design Section I/ II
Section I/ II
Name and Surname
Student ID
The purpose of this exercise is to learn how to connect simple input and output devices to an
FPGA chip and implement a circuit that uses these devices. We will use the switches SW9−0 on
the DE1-SoC board as inputs to the circuit. We will use light emitting diodes (LEDs) and 7-
segment displays as output devices.
You are to write a VHDL entity that includes four assignment statements like the one shown
above to describe the circuit given in Figure 3a. This circuit has two four-bit inputs, X and Y , and
produces the four-bit output M. If s = 0 then M = X, while if s = 1 then M = Y . We refer to this
circuit as a four-bit wide 2-to-1 multiplexer. It has the circuit symbol shown in Figure 3b, in which
X, Y , and M are depicted as four-bit wires. Perform the steps listed below.
3. Circuit Diagram
(Usually you can copy it from lab manual. But sometimes it will be asked to find the circuit diagram from
Quartus. ToolsNetlist ViewerRTL Viewer)
4. Procedure (Code)
(Include the code of every problem)
LIBRARY ieee;
USE ieee.std_logic_1164.all; -
ENTITY part1 IS
PORT ( SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
LEDR : OUT STD_LOGIC_VECTOR(17 DOWNTO 0));
END part1;
ARCHITECTURE Behavior OF part1 IS
BEGIN
-----------------
END Behavior