MAX86140/ MAX86141 Best-in-Class Optical Pulse Oximeter and Heart-Rate Sensor For Wearable Health
MAX86140/ MAX86141 Best-in-Class Optical Pulse Oximeter and Heart-Rate Sensor For Wearable Health
DIE TEMP
REFERENCE
12-BIT ADC INT
SCLK
DIGITAL NOISE SDI
AMBIENT CANCELLATION
CANCELLATION SDO
CSB
SPI
PD1_IN 19-BIT CURRENT ADC
INTERFACE
128- WORD
PD_GND
FIFO
19-BIT CURRENT ADC
PD2_IN
(MAX86141 ONLY)
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VLED
CONTROLLER
LED1_DRV
LED DRIVERS
LED2_DRV
LED3_DRV
MAX86140/MAX86141
Package Information
5 x 4 WLP
PACKAGE CODE N201A2+1
Outline Number 21-100134
Land Pattern Number Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:
Junction to Ambient (θJA) 55.49°C/W
Junction to Case (θJC) N/A
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board.
For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
Electrical Characteristics
(VDDANA = 1.8V, VDDDIG = 1.8V, VLED = 5.0V, ADC_RGE = 16μA, PPG_SR = 1024sps, PPG_TINT = 14.8μs, LED_SETLNG = 6μs,
LEDx_RGE = 31mA, CPD = 65pF, PD_BIAS = 0x1, Iexposure = 1μA, TA = 25°C, min/max are from TA = -40°C to +85°C, unless other-
wise noted. (Note 1) )
250 117.3μs
70
60
200
50
150
40 tINT
14.8μs
30 29.4μs 100
58.7μs
20 117.3μs
50
10 PD_BIAS = 1
PD_BIAS = 2
0 0
0.0 0.1 1.0 10.0 100.0 0 50 100 150 200
ADC INPUT CURRENT [μ A] PHOTODIODE CAPACITANCE [pF]
-30
2.5
-40 2
-70 0.5
-80 0
10 100 1000 10000 0.1 1 10 100
FREQUENCY OF AMBIENT [Hz] AMBIENT LIGHT CURRENT INPUT [µA]
DUAL CHANNEL
300 TINT = 117.3μ s 29.4 μs
2500
SINGLE CHANNEL 58.7 μs
POWER [uW]
50 500
0 0
0 100 200 300 0 100 200 300 400 500
SAMPLE RATE [Hz] SAMPLE RATE (SAMPLES PER SECOND)
3000 tINT
LED AVERAGE CURRENT [µA]
14.8μs
2500
29.4μs
58.7μs 10
CURRENT [µA]
117.3μs
2000 V DD =1.8V
1500
1
1000
500
0 0.1
0 50 100 150 200 250 -40 10 60 110
SAMPLE RATE (SAMPLES PER SECOND) AMBIENT TEMPERATURE (°C)
800
2000
700
600
LSB/V
1500
500
400 1000
300
200 500
100
0 0
0x0 0x1 0x2 0x3 0.1 10 1000 100000
LED DRIVER RANGE SETTING (REGISTER CODE) FREQUENCY (Hz)
Pin Configurations
MAX86140
1 2 3 4 5
1 2 3 4 5
MAX86141
1 2 3 4 5
1 2 3 4 5
Pin Description
PIN
NAME FUNCTION
MAX86140 MAX86141
Power
C2 C2 VDD_DIG Digital Logic Supply. Connect to externally-regulated supply. Bypass to GND_DIG
C3 C3 GND_DIG Digital Logic and Digital Pad Return. Connect to GND.
Analog Supply. Connect to externally-regulated supply. Bypass with a 0.1μF capacitor as
D2 D2 VDD_ANA
close as possible to bump and a 10μF capacitor to GND_ANA.
C4 C4 GND_ANA Analog Power Return. Connect to GND.
LED Power Supply Input. Connect to external voltage supply. Bypass with a 10μF capacitor to
A1 A1 VLED
PGND.
D3 D3 PGND LED Power Return. Connect to GND.
Control Interface
A2 A2 SCLK SPI Clock
A3 A3 SDO SPI Data Ouput
A4 A4 SDI SPI Data Input
A5 A5 CSB SPI Chip select
B2 B2 INT Interrupt. Programmable open-drain Interrupt output signal pin (active-low).
B3 B3 GPIO1 General Purpose I/O. Open-drain when programmed as output (active-low).
B4 B4 GPIO2 General Purpose I/O. Open-drain when programmed as output (active-low).
Optical Pins
— D4 PD2_IN Photodiode Cathode Input
D5 D5 PD1_IN Photodiode Cathode Input
C5 C5 PD_GND Photodiode Anode
D1 D1 LED1_DRV LED Output Driver 1. Connect the LED cathode to LED1_DRV and its anode to the VLED supply.
C1 C1 LED2_DRV LED Output Driver 2. Connect the LED cathode to LED2_DRV and its anode to the VLED supply.
B1 B1 LED3_DRV LED Output Driver 3 Connect the LED cathode to LED3_DRV and its anode to the VLED supply.
Reference
B5 B5 VREF Internal Reference Decoupling Point. Bypass with a 1μF capacitor to GND_ANA.
N.C.
No Connection. Connect to unconnected PCB pad for mechanical stability. N.C. pins should
D4 N.C.
not be connected to any signal, power, or ground pins.
Table 2 lists the codes for exposures selected in the LED sequence control registers.
Table 2. LED Sequence Register Data Type
LEDCN[3:0] DATA TYPE
0000 NONE
0001 LED1
0010 LED2
0011 LED3
0100 LED1 and LED2 pulsed simultaneously
0101 LED1 and LED3 pulsed simultaneously
0110 LED2 and LED3 pulsed simultaneously
0111 LED1, LED2, and LED3 pulsed simultaneously
1000 Pilot on LED1
1001 DIRECT AMBIENT
1010 LED4 (external mux control)
1011 LED5 (external mux control)
1100 LED6 (external mux control)
1101 Reserved
1110 Reserved
1111 Reserved
Table 3 shows the format of the FIFO data along with the associated Tag. In a sample if a picket fence event is detected,
the predicted value is pushed to the FIFO along with its tag (PPFx_LEDCx_DATA).
Table 3. FIFO Data and Tag
TAG[4:0] DATA TYPE FIFO_DATA[23:0] COMMENTS
00001 PPG1_LEDC1_DATA LEDC1_DATA[18:0] If LEDC1 is non-zero
00010 PPG1_LEDC2_DATA LEDC2_DATA[18:0] If LEDC1 and LEDC2 are non-zero
00011 PPG1_LEDC3_DATA LEDC3_DATA[18:0] If LEDC1, LEDC2 and LEDC3 are non-zero
00100 PPG1_LEDC4_DATA LEDC4_DATA[18:0] If LEDC1, LEDC2, LEDC3, and LEDC4 are non-zero
If LEDC1, LEDC2, LEDC3, LEDC4, and LEDC5
00101 PPG1_LEDC5_DATA LEDC5_DATA[18:0]
are non-zero
If LEDC1, LEDC2, LEDC3, LEDC4, LEDC5,
00110 PPG1_LEDC6_DATA LEDC6_DATA[18:0]
and LEDC6 are non-zero
00111 PPG2_LEDC1_DATA LEDC1_DATA[18:0] If LEDC1 is non-zero
01000 PPG2_LEDC2_DATA LEDC2_DATA[18:0] If LEDC1 and LEDC2 are non-zero
01001 PPG2_LEDC3_DATA LEDC3_DATA[18:0] If LEDC1, LEDC2, and LEDC3 are non-zero
If LEDC1, LEDC2, LEDC3, and LEDC4 are
01010 PPG2_LEDC4_DATA LEDC4_DATA[18:0]
non-zero
If LEDC1, LEDC2, LEDC3, LEDC4, and LEDC5
01011 PPG2_LEDC5_DATA LEDC5_DATA[18:0]
are non-zero
If LEDC1, LEDC2, LEDC3, LEDC4, LEDC5,
01100 PPG2_LEDC6_DATA LEDC6_DATA[18:0]
and LEDC6 are non-zero
01101 PPF1_LEDC1_DATA LEDC1_DATA[18:0] If LEDC1 is non-zero (Picket Fence Event)
If LEDC1 and LEDC2 are non-zero (Picket
01110 PPF1_LEDC2_DATA LEDC2_DATA[18:0]
Fence Event)
If LEDC1, LEDC2, and LEDC3 are non-zero
01111 PPF1_LEDC3_DATA LEDC3_DATA[18:0]
(Picket Fence Event)
10000 Reserved –
10001 Reserved –
10010 Reserved –
10011 PPF2_LEDC1_DATA LEDC1_DATA[18:0] If LEDC1 is non-zero (Picket Fence Event)
If LEDC1 and LEDC2 are non-zero
10100 PPF2_LEDC2_DATA LEDC2_DATA[18:0]
(Picket Fence Event)
If LEDC1, LEDC2, and LEDC3 are non-zero
10101 PPF2_LEDC3_DATA LEDC3_DATA[18:0]
(Picket Fence Event)
10110 Reserved –
10111 Reserved –
11000 Reserved –
11001 PROX1_DATA PROX1_DATA[18:0] Only PILOT LED1 for LEDC1 is used
11010 PROX2_DATA PROX2_DATA[18:0] Only PILOT LED1 for LEDC1 is used
11011 Reserved –
11100 Reserved –
11101 Reserved –
This tag indicates that there was an attempt to
11110 INVALID_DATA Don’t_care[18:0]
read an empty FIFO
11111 TIME_STAMP TIME_STAMP[18:0] If TIME_STAMP_EN = 1, this is TIME_STAMP
There are seven registers that control how the FIFO is configured and read out. These registers are illustrated below.
Table 4. PPG Configuration
REGISTER
ADDRESS B7 B6 B5 B4 B3 B2 B1 B0
NAME
0x04 FIFO Write Pointer – FIFO_WR_PTR[6:0]
0x05 FIFO Read Pointer – FIFO_RD_PTR[6:0]
0x06 Overflow Counter – OVF_COUNTER[6:0]
FIFO Data
0x07 FIFO_DATA_COUNT[7:0]
Counter
FIFO Data
0x08 FIFO_DATA[7:0]
Register
FIFO
0x09 – FIFO_A_FULL[6:0]
Configuration 1
FIFO TIME_ FLUSH_ FIFO_ A_FULL_
0x0A – – FIFO_RO –
Configuration 2 STAMP_EN FIFO STAT_CLR TYPE
FIFO_A_FULL (address 0x09) bit is set high, the A_FULL interrupt gets asserted only
The FIFO_A_FULL[6:0] field in the FIFO Configuration when a new A_FULL condition is detected. The interrupt
1 register (0x09) sets the watermark for the FIFO and gets cleared on Interrupt Status 1 register read, and does
determines when the A_FULL bit in the Interrupt_Status not re-assert for every sample until a new a-full condition
register (0x00) gets asserted. The A_FULL bit will be set is detected.
when the FIFO contains 128 minus FIFO_A_FULL[6:0] FIFO_STAT_CLR (Address 0x0A)
items. When the FIFO is almost full, if the A_FULL_EN The FIFO_STAT_CLR bit defines whether the A-FULL
mask bit in the Interrupt_Enable register (0x03) is set, then interrupt should get cleared by FIFO_DATA register read.
A_FULL bit gets asserted in the Interrupt Status 1 register If FIFO_STAT_CLR is set low, A_FULL and DATA_RDY
and this bit is routed to the INT pin on the serial interface. interrupts do not get cleared by FIFO_DATA register read
This condition should prompt the applications processor to but get cleared by status register read. If FIFO_STAT_CLR
read samples off of the FIFO before it fills. The A_FULL bit is set high, A_FULL and DATA_RDY interrupts get cleared
is cleared when the status register is read. by a FIFO_DATA register read or a status register read.
The application processor can read both the FIFO_WR_ FLUSH_FIFO (Address 0x0A)
PTR and FIFO_RD_PTR to calculate the number of items
available in the FIFO, or just read the OVF_COUNTER The FIFO Flush bit is used for flushing the FIFO. The
and FIFO_DATA_COUNT registers, and read as many FIFO becomes empty and the FIFO_WR_PTR[6:0],
items as it needs to empty the FIFO. Alternatively, if FIFO_RD_PTR[6:0], FIFO_DATA_COUNT[7:0] and
the applications always responds much faster than OVF_COUNTER[6:0] get reset to zero. FLUSH_FIFO is
the selected sample rate, it could just read 128 minus a self-clearing bit.
FIFO_A_FULL[6:0] items when it gets A_FULL interrupt TIME_STAMP_EN (Address 0x0A)
and be assured that all data from the FIFO are read. When TIME_STAMP_EN bit is set to 1, the 19 bits time
FIFO_RO (Address 0x0A) stamp gets pushed to the FIFO along with its Tag for
The FIFO_RO bit in the FIFO Configuration 2 register every 8 samples. This timestamp is useful for aligning
(0x0A) determines whether samples get pushed on to data from two devices after the host reads the FIFOs of
the FIFO when it is full. If push is enabled when FIFO is those devices. When TIME_STAMP_EN bit is set to 0, the
full, old samples are lost. If FIFO_RO is not set, the new sample counter is not pushed to FIFO.
sample is dropped and the FIFO is not updated.
A_FULL_TYPE (Address 0x0A)
The A_FIFO_TYPE bit defines the behavior of the A_FULL
interrupt. If the A_FIFO_TYPE bit is set low, the A_FULL
interrupt gets asserted when the A_FULL condition is detected
and cleared by status register read, but reasserts for every
sample if the A_FULL condition persists. If A_FIFO_TYPE
DEVICE OPEN
START;
// AFE Initialization
WRITE RESET[0] to 0x1; // Soft Reset (Register 0x0D[0])
DELAY 1ms;
WRITE SHDN[0] to 0x1; // Shutdown (Register 0x0D[1])
READ Interrupt_Status_1; // Clear Interrupt (Register 0x00)
READ Interrupt_Status_2; // Clear Interrupt (Register 0x01)
WRITE PPG_TINT[1:0] to 0x3; // Pulse Width = 123.8ms (Register 0x11[1:0])
WRITE PPG1_ADC_RGE1:0] to 0x2; // ADC Range = 16μA (Register 0x11[3:2])
WRITE PPG2_ADC_RGE1:0] to 0x2; // ADC Range = 16μA (Register 0x11[3:2])
// For MAX86141 when used in Dual Channel only
WRITE SMP_AVE[2:0] to 0x0; // Sample Averaging = 1 (Register 0x12[2:0])
WRITE PPG_SR[4:0] to 0x00; // Sample Rate = 25sps (Register 0x12[7:3])
WRITE LED_SETLNG[1:0] to 0x3; // LED Settling Time = 12ms (Register 0x13[7:6])
WRITE PD_BIAS1[2:0] to 0x01; // PD 1 Biasing for Cpd = 0~65pF (Register 0x15[2:0])
WRITE PD_BIAS2[2:0] to 0x01; // PD 1 Biasing for Cpd = 0~65pF (Register 0x15[2:0])
// For MAX86141 when used in Dual Channel only
WRITE LED1_RGE[1:0] to 0x3; // LED Driver 1 Range = 124mA (Register 0x15[2:0])
WRITE LED2_RGE[1:0] to 0x3; // LED Driver 2 Range = 124mA (Register 0x15[2:0])
WRITE LED1_DRV[1:0] to 0x20; // LED 1 Drive Current = 15.36mA (Register 0x23[7:0])
WRITE LED2_DRV[1:0] to 0x20; // LED 2 Drive Current = 15.36mA (Register 0x24[7:0])
WRITE LP_Mode[0] to 0x1; // Low Power mode enabled
// FIFO Configuration
WRITE FIFO_A_FULL[6:0] to 0xF; // FIFO INT triggered condition (Register 0x09[6:0])
WRITE FIFO_RO to 0x1; // FIFO Roll Over enabled (Register 0x0A[1])
WRITE A_FULL_EN to 0x1; // FIFO_A_FULL interrupt enabled (Register 0x02[7])
WRITE LEDC1[3:0] to 0x1; // LED1 exposure configured in time slot 1
WRITE LEDC2[3:0] to 0x2; // LED2 exposure configured in time slot 1
WRITE LEDC3[3:0] to 0x0;
WRITE LEDC4[3:0] to 0x0;
WRITE LEDC5[3:0] to 0x0;
WRITE LEDC6[3:0] to 0x0;
WRITE SHDN[0] to 0x0; // Start Sampling STOP;
void device_data_read(void) {
uint8_t sampleCnt;
uint8_t regVal;
uint8_t dataBuf[128*2*3]; //128 FIFO samples, 2 channel, 3 byte/channel
int led1[32];
int led2[32];
ReadReg(0x07, &sampleCnt);
//Read FIFO
ReadFifo(dataBuf, sampleCnt * 3);
int i = 0;
for ( i = 0; i < sampleCnt; i++ ) {
led1[i] = ((dataBuf[i*6+0] << 16 ) | (dataBuf[i*6+1] << 8) | (dataBuf[i*6+2])) &
0x7ffff;
led2[i] = ((dataBuf[i*6+3] << 16 ) | (dataBuf[i*6+4] << 8) | (dataBuf[i*6+5])) &
0x7ffff;
}
}
Example pseudo-code for reading data from FIFO when using dual photodiode channels and two LED channels.
void device_data_read(void) {
uint8_t sampleCnt;
uint8_t regVal;
uint8_t dataBuf[128*2*2*3]; //128 FIFO samples, 2 channel, 2 PD, 3 byte/channel
int led1A[32];
int led1B[32];
int led2A[32];
int led2B[32];
ReadReg(0x07, &sampleCnt);
//Read FIFO
ReadFifo(dataBuf, sampleCnt * 3);
int i = 0;
for ( i = 0; i < sampleCnt; i++ ) {
led1A[i] = ((dataBuf[i*12+0] << 16 ) | (dataBuf[i*12+1] << 8) | (dataBuf[i*12+2])) &
0x7ffff; // LED1, PD1
led1B[i] = ((dataBuf[i*12+3] << 16 ) | (dataBuf[i*12+4] << 8) | (dataBuf[i*12+5])) &
0x7ffff; // LED1, PD2
led2A[i] = ((dataBuf[i*12+6] << 16 ) | (dataBuf[i*12+7] << 8) | (dataBuf[i*12+8])) &
0x7ffff; // LED2, PD1
led2B[i] = ((dataBuf[i*12+9] << 16 ) | (dataBuf[i*12+10] << 8) | (dataBuf[i*12+11]))
& 0x7ffff; // LED2, PD2
}
}
Optical Timing
The MAX86140/MAX86141 optical controller is capable of
being configured to make a variety of measurements. Each
LED exposure is ambient light compensated before the
ADC conversion.
The controller can be configured to pulse one, two or three
LED drivers sequentially so as to make measurements at
multiple wavelengths as is done in a pulse oximetry
measurements or simultaneously to drive multiple LEDs
such as is done with heart rate measurements on the wrist.
The controller is also configurable to measure direct
ambient level for every exposure sample. The direct
ambient measurement can be used to adjust the LED
drive level to compensate for increased noise levels when
high interfering ambient signals are present.
The following optical timing diagrams illustrate several
possible measurement configurations.
One LED Pulsing with No Direct Ambient Sampling One LED Pulsing with Direct Ambient Sampling
The optical timing diagram below represents just LED1 The optical timing diagram below represents just LED1
pulsing during the exposure time with no direct ambient pulsing during the exposure time with direct ambient
sampling enabled. This timing mode would be used when sampling enabled. This timing mode would be used when
heart rate is being measured with a single green LED. heart rate is being measured with a single, green LED. In
In this mode a single optical sampled value will appear this mode a single optical sampled value followed by the
successively in the FIFO. ambient sampled value will appear successively in the FIFO.
tPW
LED1_DRV
tSAMPLE
LED2_DRV
LED3_DRV
tLED_SETLNG
LED1 LED1
PD_SAMPLE EXPOSURE EXPOSURE
SAMPLE SAMPLE
tINT
NOTE: LED is on when LEDx_DRV is low
tPW
LED1_DRV
tSAMPLE
LED2_DRV
LED3_DRV
tLED_SETLNG
tINT tINT
NOTE: LED is on when LEDx_DRV is low
Two LEDs Pulse Simultaneously with Direct All LED Pulsing Simultaneously with Direct
Ambient Sampling Ambient Sampling
The optical timing diagram below represents both LED1 The optical timing diagram below represents all three
and LED2 pulsing simultaneously with direct ambient LEDs pulsing simultaneously with direct ambient sampling
sampling enabled. This timing mode would be used when enabled. This timing mode would be used when heart
heart rate is being measured with two green LEDs. In rate is being measured with three green LEDs. In this
this mode a single optical sampled value followed by mode, a single optical sampled value, followed by the
the ambient sampled value will appear in successive the ambient sampled value, will appear in successive the
FIFO locations. The direct ambient sampling is typically FIFO locations. The direct ambient sampling is typically
used to compensate the LED drive levels as the optical used to compensate the LED drive levels as the optical
noise level can be elevated from ambient shot noise. noise level can be elevated from ambient shot noise.
tPW
LED1_DRV
tSAMPLE
tPW
LED2_DRV
LED3_DRV
tLED_SETLNG
tINT tINT
NOTE: LED is on when LEDx_DRV is low
Figure 3. Timing for LED1 and LED2 Pulsing Simultaneously with Direct Ambient Sampling
tPW
LED1_DRV
tSAMPLE
tPW
LED2_DRV
tPW
LED3_DRV
tLED_SETLNG
tINT tINT
NOTE: LED is on when LEDx_DRV is low
Figure 4. Timing for LED1, LED2, and LED3 Pulsing Simultaneously with Direct Ambient Sampling
Two LEDs Pulse Sequentially with Direct Ambient optical sampled value for each LED will appear successively,
Sampling followed by the direct ambient sampled value in the FIFO.
The timing diagram below illustrates the optical All LEDs Pulse Sequential with Direct Ambient
timing when both LED1 and LED2 are enabled to pulse Sampling
sequentially and direct ambient sampling is also enabled.
The optical timing diagram below illustrates the three
This timing mode would be used when SpO2 is being
LEDs pulsing sequentially, followed by a direct ambient
measured with IR and red LEDs. The optical sampled
sample. This timing mode would be used when heart
value for each LED will appear successively, followed
rate on a green LED is combined with and SpO2
by the direct ambient sampled value in the FIFO. when
measurement using IR and red LEDs.
SpO2 is being measured with IR and red LEDs. The
tPW
LED1_DRV
tSAMPLE
tPW
LED2_DRV
LED3_DRV
tLED_SETLNG tLED_SETLNG
Figure 5. Timing for LED1 and LED2 Pulsing Sequentially with Direct Ambient Sampling
tPW
LED1_DRV
tSAMPLE
tPW
LED2_DRV
tPW
LED3_DRV
tLED_SETLNG tLED_SETLNG tLED_SETLNG
Figure 6. Timing for LED1, LED2, and LED3 Pulsing Sequentially with Direct Ambient Sampling
GPIO Configuration
The MAX86140/MAX86141 support several means by which they can synchronize to external sensors, muxes, and be
extended to allow for more flexibility in the measurement configuration. This functionality is extended through the GPIO1
and GPIO2 pins and is selected by the GPIO CTRL bit field in the PPG SYNC Control register (0x10). The following
describes option and the functional state of GPIO1 and GPIO2 as well as the part behavior.
GPIO CTRL[3:0] 0000 and 0001: Stand Along With and Without External Mux
1.8V
0.1μF 10μF
1μF
VDDIO
VDD_ANA
VDD_DIG
REF
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE
AMBIENT CANCELLATION SDO SDO
CANCELLATION
CSB CSB
PD1_IN SPI
RTC_CLK NOTE 1
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
Figure 7. Block Diagram for GPIO CTRL[3:0] 0000 and 0001 Without External Mux
tPW tPW
LED2_DRV
tPW tPW
LED3_DRV
Figure 8. Timing Diagram for GPIO CTRL[3:0] 0000 and 0001 Without External Mux
1.8V
0.1μF 10μF
1μF
VDDIO
VDD_ANA
VDD_DIG
REF
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE
AMBIENT CANCELLATION SDO SDO
CANCELLATION
CSB CSB
VDDIO
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
R
(MAX86141 ONLY)
GPIO1
GPIO2 RTC_CLK NOTE 1
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
3x2:1
MUX
Figure 9. Block Diagram for GPIO CTRL[3:0] 0000 and 0001 With External Mux
tPW tPW
LED2_DRV
tPW tPW
LED3_DRV
GPIO1
Figure 10. Timing Diagram for GPIO CTRL[3:0] 0000 and 0001 with External Mux
GPIO CTRL[3:0] 0010: Start of Sample Input with and without External Mux
1.8V
0.1μF 10μF
1μF
VDDIO
VDD_ANA
VDD_DIG
REF
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE
AMBIENT CANCELLATION SDO SDO
CANCELLATION
CSB CSB
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
(MAX86141 ONLY) SAMPLE INPUT
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
Figure 11. Block Diagram for GPIO CTRL[3:0] 0010 Without External Mux
tPW tPW
LED2_DRV
tPW tPW
LED3_DRV
GPIO1
Sample Input
Figure 12. Timing Diagram for GPIO CTRL[3:0] 0010 Without External Mux
1.8V
0.1μF 10μF
1μF
VDDIO
VDD_ANA
VDD_DIG
REF
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE
AMBIENT CANCELLATION SDO SDO
CANCELLATION
CSB CSB
SAMPLE INPUT
PD1_IN SPI
19-BIT CURRENT ADC VDDIO
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
(MAX86141 ONLY)
GPIO1
R
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
3x2:1
MUX
Figure 13. Block Diagram for GPIO CTRL[3:0] 0010 with External Mux
tPW tPW
LED2_DRV
tPW tPW
LED3_DRV
GPIO1
Sample Input
GPIO2
Figure 14. Timing Diagram for GPIO CTRL[3:0] 0010 with External Mux
1.8V
0.1μF 10μF
1μF
VDDIO
VDD_ANA
VDD_DIG
REF
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE
AMBIENT CANCELLATION SDO SDO
CANCELLATION
CSB CSB
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
(MAX86141 ONLY) SAMPLE INPUT
GPIO1
GPIO2 RTC_CLK
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
tPW tPW
LED2_DRV
tPW tPW
LED3_DRV
GPIO1
Sample Input
GPIO CTRL[3:0] 0100: Start of Sample Output With and Without External Mux
Table 10. GPIO Mode 0100
GPIO1
GPIO CTRL GPIO2 FUNCTION COMMENT
FUNCTION
GPIO1 is defined as a master
sample output. The GPIO1 output
can be used to trigger a second
sensor. When used with a second
MAX86140/MAX86141 set to slave
sample mode, the master sample
timing will drive slave sample time.
GPIO2 will be active if any of the
LEDCn[3:0] states A, B, or C are
Active Output Tristate or
0100 enabled in the exposure sequence.
Master Sample Output Mux Control
In this case, GPIO2 will be low
during exposures on LED4, LED5
or LED6, otherwise it will be high. If
LEDCn[3:0] state A, B, or C is not
enabled in the exposure sequence,
GPIO2 will be tristate unless
externally pulled up. Sample and
exposure timing is controlled by
internal oscillator.
1.8V
0.1μF 10μF
1μF
VDDIO
VDD_ANA
VDD_DIG
REF
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE
AMBIENT CANCELLATION SDO SDO
CANCELLATION
CSB CSB
VDDIO
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
R
(MAX86141 ONLY) SAMPLE OUTPUT
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
Figure 17. Block Diagram for GPIO CTRL[3:0] 0100 Without External Mux
tPW tPW
LED2_DRV
tPW tPW
LED3_DRV
GPIO1
Sample Output
1.8V
0.1μF 10μF
1μF
VDDIO
VDD_ANA
VDD_DIG
REF
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE
AMBIENT CANCELLATION SDO SDO
CANCELLATION
CSB CSB
VDDIO
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
R
(MAX86141 ONLY) SAMPLE OUTPUT
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
3x2:1
MUX
Figure 19. Block Diagram for GPIO CTRL[3:0] 0100 with External Mux
tPW tPW
LED2_DRV
tPW tPW
LED3_DRV
GPIO1
Sample Output
GPIO2
Figure 20. Timing Diagram for GPIO CTRL[3:0] 0100 with External Mux
GPIO CTRL[3:0] 0101: Start of Sample Output with RTC Input Clock
Table 11. GPIO Mode 0101
GPIO1
GPIO CTRL GPIO2 FUNCTION COMMENT
FUNCTION
GPIO1 is defined as a master
sample output. The GPIO1 output
can be used to trigger a second
sensor. When used with a second
Active Output Input MAX86140/MAX86141 set to slave
0101
Master Sample Output 32768/32000Hz Clock Input sample mode, the master sample
timing will drive slave sample time.
GPIO2 is an input 32768/32000Hz.
Exposure timing is controlled by
GPIO2 clock input.
1.8V
0.1μF 10μF
1μF
VDDIO
VDD_ANA
VDD_DIG
REF
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE
AMBIENT CANCELLATION SDO SDO
CANCELLATION
CSB CSB
VDDIO
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
R
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
tPW tPW
LED2_DRV
tPW tPW
LED3_DRV
GPIO1
Sample Output
1.8V
0.1μF 10μF
1μF VDDIO
VDD_ANA
VDD_DIG
REF
MASTER
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE SDO SDO
AMBIENT CANCELLATION
CANCELLATION CSB CSB
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
(MAX86141 ONLY)
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
1.8V
0.1μF 10μF
1μF
VDD_ANA
VDD_DIG
REF
SLAVE
DIE TEMP
REFERENCE INT
12-BIT ADC
SCLK
SDI
DIGITAL NOISE SDO
AMBIENT CANCELLATION
CANCELLATION CSB
VDDIO
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
R
(MAX86141 ONLY)
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
3x2:1
MUX
Figure 23. Block Diagram for GPIO CTRL[3:0] 0110 and 0111 with A Single External Mux
1.8V
0.1μF 10μF
1μF VDDIO
VDD_ANA
VDD_DIG
REF
MASTER
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE SDO SDO
AMBIENT CANCELLATION
CANCELLATION CSB CSB
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
(MAX86141 ONLY)
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
VDDIO
PGND
GND_ANA
3x2:1 GND_DIG
MUX
R
R
1.8V
0.1μF 10μF
1μF
VDD_ANA
VDD_DIG
REF
SLAVE
DIE TEMP
REFERENCE INT
12-BIT ADC
SCLK
SDI
DIGITAL NOISE SDO
AMBIENT CANCELLATION
CANCELLATION CSB
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128- WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
(MAX86141 ONLY)
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
3x2:1
MUX
Figure 24. Block Diagram for GPIO CTRL[3:0] 0110 and 0111 With Two External Muxes
tPW tPW
LED2_DRV
MASTER & SLAVE
tPW tPW
LED3_DRV
MASTER & SLAVE
GPIO1
MASTER
GPIO2
MASTER & SLAVE
Figure 25. Timing Diagram for GPIO CTRL[3:0] 0110 and 0111 With External Mux
GPIO CTRL[3:0] 0110 and 1000: Master/Slave with and without External Mux
Table 13. GPIO Mode 0110 and 1000
GPIO GPIO1 GPIO2
COMMENT
CTRL FUNCTION FUNCTION
GPIO1 is defined as an exposure trigger input (Slave). This input can come from an
external source or from another MAX86140/MAX86141 in master sample mode. Both
Input sample and exposure timing is controlled by the GPIO1 input. GPIO2 will be active if any
Tristate or
0110 Exposure of the LEDCn[3:0] states A, B, or C are enabled in the exposure sequence. In this case,
Mux Control
Trigger GPIO2 will be low during exposures on LED4, LED5, or LED6, otherwise it will be high.
If LEDCn[3:0] state A, B, or C is not enabled in the exposure sequence, GPIO2 will be
tristate unless externally pulled up.
Active
GPIO1 is defined as a master sample output. The GPIO1 output can be used to trigger
Output Input
and second sensor. When used with a second MAX86140 /MAX86141 set to slave
1000 Master 32768/32000Hz
exposure mode, the master exposure timing will drive slave exposure time. GPIO2 is an
Exposure Clock Input
input 32768/32000Hz. Sample and exposure timing is controlled by GPIO2 clock input.
Output
1.8V
0.1μF 10μF
1μF VDDIO
VDD_ANA
VDD_DIG
REF
MASTER
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE SDO SDO
AMBIENT CANCELLATION
CANCELLATION CSB CSB
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
RTC_CLK NOTE 1
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
(MAX86141 ONLY)
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
1.8V
0.1μF 10μF
1μF
VDD_ANA
VDD_DIG
REF
SLAVE
DIE TEMP
REFERENCE INT
12-BIT ADC
SCLK
SDI
DIGITAL NOISE SDO
AMBIENT CANCELLATION
CANCELLATION CSB
VDDIO
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
R
(MAX86141 ONLY)
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
Figure 26. Block Diagram for GPIO CTRL[3:0] 0110 and 1000 Without External Mux
tPW tPW
LED2_DRV
MASTER & SLAVE
tPW tPW
LED3_DRV
MASTER & SLAVE
GPIO1
MASTER
Figure 27. Timing Diagram for GPIO CTRL[3:0] 0110 and 1000 Without External Mux
1.8V
0.1μF 10μF
1μF VDDIO
VDD_ANA
VDD_DIG
REF
MASTER
R
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE SDO SDO
AMBIENT CANCELLATION
CANCELLATION CSB CSB
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
128-WORD
RTC_CLK note1
PD_GND
FIFO
PD2_IN 19-BIT CURRENT ADC
(MAX86141 ONLY)
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
1.8V
0.1μF 10μF
1μF
VDD_ANA
VDD_DIG
REF
SLAVE
DIE TEMP
REFERENCE INT
12-BIT ADC
SCLK
SDI
DIGITAL NOISE SDO
AMBIENT CANCELLATION
CANCELLATION CSB
VDDIO
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
R
(MAX86141 ONLY)
GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
VBAT
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
3x2:1
MUX
Figure 28. Block Diagram for GPIO CTRL[3:0] 0110 and 1000 With External Mux
tPW tPW
LED2_DRV
MASTER & SLAVE
tPW tPW
LED3_DRV
MASTER & SLAVE
GPIO1
MASTER
GPIO2
SLAVE
Figure 29. Timing Diagram for GPIO CTRL[3:0] 0110 and 1000 with External Mux
Proximity Mode Function When the proximity mode is enabled and the measurement
The MAX86140/MAX86141 includes an optical proximity assigned to LEDC1 with the LED current in PILOT_
function that could significantly reduce energy PA exceeds the PROX_INT_THRESH, the MAX86140/
consumption and extend battery life when the sensor is MAX86141 will also generate a Proximity Detect Interrupt
not in contact with the skin. Proximity mode is enabled (register 0x01[4]). In such an event MAX86140/MAX86141
by setting PROX_INT_EN bit field to 1 in the Interrupt will switch to normal mode, changing the sample rate to
Enable 2 register (address 0x02[4]), setting a threshold that assigned in PPG Configuration 2 register (address
in the PROX_INT_THRESH register (address 0x14) and 0x12) bit field PPG_SR and the LED current assigned to
assigning an LED current in the PILOT_PA (address the measurement of LEDC1. Therefore, the MAX86140 is
0x29). Proximity mode also requires that LED Sequence able to switch to proximity mode and back to normal mode
Register 1, field LEDC1 (address [3:0]) to be assigned to without microprocessor interaction.
a specific measurement and that measurement is correctly The threshold applied to PROX_INT_THRESH should be
connected to a light source. The LEDC1 measurement is well below that of a usable signal at the maximum LED
used to detect the optical presents of a reflecting object current applied to LEDC1 but high enough to not be
in proximity mode and thus must be valid for proximity triggered by noise from distant objects. Further the
mode to work. current assigned to PILOT_PA should be much lower
When enabled, the Proximity Detect Interrupt (register than that assigned to LEDx_PA in normal mode. This
0x01[4]) will be asserted and proximity mode will be will ensure that the signal obtained from LEDC1 will drop
entered when the value of the measurement assigned significantly when entering proximity mode, thus providing
to LEDC1 drops below the PROX_INT_THRESH. When enough hysteresis to eliminate multiple interrupts being
entering proximity mode, the MAX86140/MAX86141 will generated at the proximity/normal mode transition.
drop the current to the LED(s) assigned to LEDC1 to To guarantee that MAX86140/MAX86141 will successfully
PILOT_PA value, reduce the sample rate to 8sps and transition from proximity mode to normal mode, the
operates in Low Power mode. The intent here is to both PROX_INT_THRESH should be low enough and the
reduce the consumed LED current and MAX86140/ PILOT_PA high enough to ensure that the device mounted
MAX86141 power to a minimum during situations where on the darkest of skins will return a signal above the
there is no reflective returned signal. It is also intended to PROX_INT_THRESH at the PILOT_PA current.
reduce the emitted light to a minimum or even below that Note that proximity mode is only available to LEDC1
perceivable by the human eye. measurements that are made with PD1_IN optical channel
without an external mux. When proximity mode is active,
LEDC2~LEDC6 will be ignored. The threshold applied to
PROX_INT_THRESH register are in units of 2048LSBs.
PROX mode
(LED assigned to LEDC1
turned on based on
PILOT_PA settings) Note1
Remains in
PROX mode
NO
ADC Count
> Proximity Mode
ThresholdNote2?
PROX_INT
asserted Exit PROX Mode
+
PROX_INT Cleared by reading
Interrupt Status1 Register
Enter the Normal Data Acquisition
+
Based note3 FIFO_DATA Flushed
Re-enter
PROX mode Host read out
FIFO_DATA
NO
ADC Count
< Proximity Mode
ThresholdNote2? Enter PROX Mode
+
PROX_INT Cleared by reading
Interrupt Status1 Register
+
PROX_INT FIFO_DATA Flushed
asserted
Note 1: Sample Rate= 8sps, and operates in Low Power Mode during PROX mode
.
Note 2: Proximity Mode Threshold= PROX_INT_THRESH* 2048
Note 3: Configurations as defined in LEDx_PA[7:0] and PPG_SR[4:0]
Picket Fence Detect-and-Replace Function simply the previous ADC converted point. If PF_ORDER
Under typical situations, the rate of change of ambient = 1, the predicted point is a least square fit extrapolation
light is such that the ambient signal level during exposure based on the previous four picket fence outputs, which,
can be accurately predicted and high levels of ambient under normal circumstances, is identical to the ADC
rejection are obtained. However, it is possible to have converted inputs.
situations where the ambient light level changes extremely The threshold used in detecting a picket fence event
rapidly, for example when in a car with direct sunlight is a low passed version of the running estimation error
exposure passes under a bridge and into a dark shadow. computed above times a multiplier. The multiplier used
In these situations, it is possible for the MAX86140/ is set by the THRESHOLD_SIGMA_MULT (address
MAX86141 ambient light correction (ALC) circuit to fail 0x16[1:0]) bits and can be 4, 8, 16, or 32 times the
and produce and erroneous estimation of the ambient light running low-passed filter output of the estimation error.
during the exposure interval. The MAX86140/MAX86141 The low-pass filter function is controlled by two parameters,
has a built-in algorithm, called the picket fence function, the IIR_TC (address 0x16[5:4]) bits and IIR_INIT_VALUE
that can correct for these extreme conditions resultant (address 0x16[3:2]) bits. The IIR_TC bits control the filters
failure of the ALC circuit. time constant and are adjustable from 8 to 64 samples.
The picket fence function works on the basis that the The IIR_INIT_VALUE bits control the initial values for the
extreme conditions causing a failure of the ALC are IIR low pass filter when the algorithm is initialized.
rare events. These events resulting in a large deviation When a picket fence event is detected, the option of how
from the past sample history of a normal PPG riding to extrapolate the correct point is again controlled by the
on a motion effect signal, which normally would change PF_ORDER bit. This point can be identical as the previous
relatively slowly with respect to the sampling interval. point (PF_ORDER = 0) or a least square fit extrapola-
Under these conditions, it is possible to detect sample tion based on the previous four ADC converted points
values that are well outside the normal sample to sample (PF_ORDER = 1).
deviation and replace those samples with an extrapolated
value based on the relatively recent history of samples. Figure 31 below illustrates the function in block
diagram form. If the picket fence algorithm is enabled
The picket fence function is enabled by setting PF_ (bit PF_ENABLE = 1), the input from the ADC, s(n)
ENABLE (address 0x16[7]) bit to 1. The power on reset generates p(n) in a way that is dependent on the value
default of MAX86140/MAX86141 has the picket fence of the PF_ORDER bit. Value s(n) is subtracted from p(n)
function disabled. The function begins with detecting a and turned into a positive number d(n) and fed into the
picket fence event. Detection is done by taking the absolute IIR low-pass filter producing value lpf(n). The output of the
value of the difference between the present ADC low pass filter lpf(n) is then multiplied by a user constant,
converted value a predicted point, called an estimation THRESHOLD_SIGMA_MULT to produce the picket fence
error, and comparing this estimation error to a threshold. threshold, PFT(n). The value d(n) is then compared to this
If the estimation error exceeds the threshold, then the threshold and if greater than the PFT(n), the point s(n) is
present ADC converted point is considered a picket fence replaced with the point p(n).
event.
The predicted point referred to above is computed in one
of two ways, set by the value in the PF_ORDER (address
0x16[6]) bit. If PF_ORDER = 0 the predicted point is
- IIR LOW-FILTER
IIR_TC
THRESHOLD_SIGMA_MULT
YES
This scheme essentially produces a threshold that tracks trace is the real ADC sample points, the red traces are
the past returned optical signal with a band width based the output of the low-pass filter of the error estimation
on the past historical change sample to sample. Figure 32 mirrored around the ADC points and the blue traces are
below illustrates graphically how the threshold detection the threshold values.
scheme works on a real PPG signal. Note that the black
# 10
5 Picket Fence Algorithm Variables
Raw PPG
1.46 PPG+Estimation Error
PPG-Estimation Error
PPG+Threshod
PPG-Threshold
1.44
1.42
1.4
1.38
ADC Codes (LSB)
1.36
1.34
1.3
18 20 22 24 26 28 30 32 34 36
Time (sec)
The recommended settings for the picket fence algorithm The combined VDD_ANA and VDD_DIG pins should
are the default power on reset values for all registers but then be decoupled with a 0.1µF or larger ceramic chip
THRESHOLD_SIGMA_MULT bits. Here it is recommended capacitor to the PCB ground plane. In addition, the VREF
that the 32x value 0x3 be used so only large excursions pin should be decoupled to the PCB GND plane with a
are classified as picket fence events. Lower values of 1.0μF ceramic capacitor. The voltage on the VREF pin
THRESHOLD_SIGMA_MULT can cause the algorithm to is nominally 1.21V, so a 6.3V rated ceramic capacitor
go off track with extremely noisy waveform. should be adequate for this purpose. It is recommended
that all decoupling caps use individual vias to the PCB
Photo Diode Biasing GND plane to avoid mutual impedance coupling between
The MAX86140/MAX86141 provides multiple photo diode decoupled supplies when sharing vias.
biasing options (see Table 15). These options allow the
The most critical aspect of the PCB layout of MAX86140/
MAX86140/MAX86141 to operate with a large range of
MAX86141 is the handling of the PD_IN and PD_
photo diode capacitance. The PDBIAS values adjust the
GND nodes. Parasitic capacitive coupling to the PD_IN
PD_IN bias point impedance to ensure that the photo
can result in additional noise being injected into the
diode settles rapidly enough to support the sample timing.
MAX86140/MAX86141 front-end. To minimize external
As the PDBIAS values goes up, the input-referred noise interference coupling to PD_IN, it is recommended that
of the MAX86140/MAX86141 goes up. The relationship the PD_IN node be fully shielded by the PD_GND node.
between PDBIAS and noise with increasing photo diode An example of this recommendation is shown below.
capacitance is illustrated in the "Input Referred Noise In the three layers shown, the PD_IN node is shielded
vs. PD Capacitance" graph of the Typical Operating with a coplanar PD_GND trace on the top layer, the
Characteristics section. Because of the increased noise layer on which the MAX86140/MAX86141 is mounted.
with PDBIAS, the lowest recommended PDBIAS values On the bottom layer, the photo diode cathode is entirely
should be used for a given photo diode capacitance. shielded with the PD_GND shield, which is also the photo
diode anode. Note, also, that the PD_GND shield also is
Layout Guidelines
extended below the photo diode. This is done because,
The MAX86140/MAX86141 is a high dynamic range analog in most photo diodes, the cathode is the bulk of the
front-end (AFE) and its performance can be adversely silicon. Therefore, shielding beneath the photo diode will
impacted by the physical printed circuit board (PCB) terminate the capacitance to the bulk or cathode side to
layout. Maxim recommends that all bypass recommendations the reference node (PD_GND). On the layer just above
in the pin table be followed. Specifically, it is the bottom (layer 5, in this case), the section of the GND
recommended that the VDD_ANA and VDD_DIG pins be plane has been opened up, connected to PD_GND to
shorted at the PCB. Maxim also recommends that GND_ shield the PD_IN node below the photo diode cathode
ANA, GND_DIG, and PGND be shorted to a single PCB contact. Finally, the PD_GND pin should only be attached
ground plane. These three pins have been assigned along to the PCB GND in only one point. This is shown on the
a single column so they can be shorted and combined into top layer.
a single via on the edge of the WLP grid array.
Table 15. Recommended PDBIAS Values Based on the Photo Diode Capacitance
PDBIAS<2:0> PHOTO DIODE CAPACITANCE
0x001 0pF to 65pF
0x101 65pF to 130pF
0x110 130pF to 260pF
0x111 260pF to 520pF
All other values Not recommended
CSB
SCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
Z Command Executed Ignored
Z
SDO Edges
Read mode operations will access the requested data read mode, the first byte being the register address, the
on the 16th SCLK rising edge, and present the MSB of second being a read command. The subsequent SCLKs
the requested data on the following SCLK falling edge, consist of FIFO data, 24 SCLKs per word. All words in
allowing the µC to latch the data MSB on the 17th SCLK the FIFO should be read with a single FIFO burst read
rising edge. Configuration and status registers are avail- command.
able through normal mode readback sequences. FIFO Each FIFO sample consists of 3 bytes per sample and thus
reads must be performed with a burst mode FIFO read requires 24 SCLKs per sample to readout. The first byte
(see SPI FIFO Burst Mode Read Transaction). If more (SCLK 16 to 23) consists of a tag indicating the data type
than 24 SCLK rising edges are provided in a normal of the subsequent bits. Following the tag is the MSBs of the
read sequence, the excess edges will be ignored and the subsequent data (MSB, MSB-1, and MSB-2). The next byte
device will read back zeros. (SCLK 24 to 31) consists of data bits MSB-3 to MSB-19. The
SPI FIFO Burst Mode Read Transaction final byte of each sample (SCLK 32 to 40) consists of the
The MAX86140/MAX86141 provides a FIFO burst read data LSB bits. The number of words in the FIFO depends
mode to increase data transfer efficiency. The first 16 on the FIFO configuration. See FIFO Configuration for
SCLK cycles operate exactly as described for the normal more details the FIFO configuration and readout.
CSB
CSB
SCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Z
SDO
SCLK 17 18 19 20 21 22 23 24 25 26 27 28 29 30 32 32 33 34 35 36 37 38 39 40
SDO T4A T3A T2A T1A T0A O18A O17A O16A O15A O14A O13A O12A O11A O10A O9A O8A O7A O6A O5A O4A O3A O2A O1A O0A
SCLK 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
SDO T4B T3B T2B T1B T0B O18B O17B O16B O15B O14B O13B O12B O11B O10B O9B O8B O7B O6B O5B O4B O3B O2B O1B O0B
CSB
SCLK N N+ N+ N+
9 17 24
Z
SDO T4C T3C T2C T1C T0C O18C O17C O16C O15C O14C O13C O12C O11C O10C O9C O8C O7C O6C O5C O4C O3C O2C O1C O0C
Register Map
User Register Map
ADDRESS NAME MSB LSB
Status
DIE_
DATA_ ALC_ PROX_ LED_ VDD_ PWR_
0x00 Interrupt Status 1[7:0] A_FULL TEMP_
RDY OVF INT COMPB OOR RDY
RDY
SHA_
0x01 Interrupt Status 2[7:0] – – – – – – –
DONE
LED_ DIE_
A_FULL_ DATA_ ALC_ PROX_ VDD_
0x02 Interrupt Enable 1[7:0] COMPB_ TEMP_ –
EN RDY_EN OVF_EN INT_EN OOR_EN
EN RDY_EN
SHA_
0x03 Interrupt Enable 2[7:0] – – – – – – – DONE_
EN
FIFO
0x04 FIFO Write Pointer[7:0] – FIFO_WR_PTR[6:0]
0x05 FIFO Read Pointer[7:0] – FIFO_RD_PTR[6:0]
0x06 Over Flow Counter[7:0] – OVF_COUNTER[6:0]
0x07 FIFO Data Counter[7:0] FIFO_DATA_COUNT[7:0]
0x08 FIFO Data Register[7:0] FIFO_DATA[7:0]
FIFO Configuration
0x09 – FIFO_A_FULL[6:0]
1[7:0]
FIFO_
FIFO Configuration FLUSH_ A_FULL_ FIFO_
0x0A – – – STAT_ –
2[7:0] FIFO TYPE RO
CLR
System Control
SINGLE_ LP_
0x0D System Control[7:0] – – – – SHDN RESET
PPG MODE
PPG Configuration
TIME_ SW_
0x10 PPG Sync Control[7:0] STAMP_ – – FORCE_ GPIO_CTRL[3:0]
EN SYNC
PPG Configuration ALC_ ADD_ PPG2_ADC_ PPG1_ADC_
0x11 PPG_TINT[1:0]
1[7:0] DISABLE OFFSET RGE[1:0] RGE[1:0]
PPG Configuration
0x12 PPG_SR[4:0] SMP_AVE[2:0]
2[7:0]
DIG_
PPG Configuration BURST_
0x13 LED_SETLNG[1:0] FILT_ – – BURST_RATE[1:0]
3[7:0] EN
SEL
Prox Interrupt
0x14 PROX_INT_THRESH[7:0]
Threshold[7:0]
0x15 Photo Diode Bias[7:0] – PDBIAS2[2:0] – PDBIAS1[2:0]
A_FULL
This is a read-only bit. This bit is cleared when the Interrupt Status 1 Register is read. It is also cleared when FIFO_
DATA register is read, if FIFO_STAT_CLR = 1.
VALUE ENUMERATION DECODE
0 OFF Normal Operation
Indicates that the FIFO buffer will overflow the threshold set by FIFO_A_FULL[6:0] on the
1 ON
next sample.
DATA_RDY
This is a read-only bit and it is cleared by reading the Interrupt Status 1 register (0x00). It is also cleared by reading
the FIFO_DATA register if FIFO_STAT_CLR = 1.
VALUE ENUMERATION DECODE
0 OFF Normal Operation
1 ON This interrupt triggers when there is a new data in the FIFO.
ALC_OVF
This is a read-only bit. The interrupt is cleared by reading the Interrupt Status 1 register (0x00).
VALUE ENUMERATION DECODE
0 OFF Normal Operation
This interrupt triggers when the ambient light cancellation function of the photodiode has
1 ON reached its maximum limit due to overflow, and therefore, ambient light is affecting the
output of the ADC.
PROX_INT
VALUE ENUMERATION DECODE
0 OFF Normal Operation
Indicates that the ADC reading of the LED configured in LEDC1 has crossed the proximity
threshold.
1 ON If PROX_INT_EN is 0, then the prox mode is disabled and the exposure sequence
configured in LED Sequence Control Registers begins immediately.
This bit is cleared when the Interrupt Status 1 Register is read.
LED_COMPB
LED is not compliant. At the end of each sample, if the LED driver is not compliant, LED_COMPB interrupt is asserted
if LED_COMPB_EN is set to 1. It is a read-only bit and is cleared when the status register is read.
VALUE ENUMERATION DECODE
0 COMPLIANT LED driver is compliant
1 NOT_COMPLIANT LED driver is not compliant
DIE_TEMP_RDY
This is a read-only bit and is automatically cleared when the temperature data is read, or when the Interrupt Status 1
Register is read.
VALUE ENUMERATION DECODE
0 OFF Normal Operation
1 ON Indicates that the TEMP ADC has finished it's current conversion.
VDD_OOR
This is a read-only bit. It is automatically cleared when the Interrupt Status 1 register is read.
The detection circuitry has a 10ms delay time, and will continue to trigger as long as the VDD_ANA is out of range.
VALUE ENUMERATION DECODE
0 OFF Normal operation
1 ON Indicates that VDD_ANA is greater than 2.05V or less than 1.65V.
PWR_RDY
This is a read-only bit and indicates that VDD had gone below the UVLO threshold. This bit is not triggered by a soft
reset. This bit is cleared when either Interrupt Status 1 Register is read, or by setting SHDN bit to 1.
VALUE ENUMERATION DECODE
0 OFF Normal Operation
1 ON Indicates that VBATT went below the UVLO threshold.
SHA_DONE
SHA256 Authentication Done status bit is set to 1 when the authentication algorithm completes. This is a read-only bit
and gets cleared when the Status Register is read.
VALUE ENUMERATION DECODE
0x0 SHA Authentication not done
0x1 SHA Authentication done
A_FULL_EN
VALUE ENUMERATION DECODE
0 OFF A_FULL interrupt is disabled
1 ON A_FULL interrupt in enabled
DATA_RDY_EN
VALUE ENUMERATION DECODE
0 OFF DATA_RDY interrupt is disabled
1 ON DATA_RDY interrupt is enabled.
ALC_OVF_EN
VALUE ENUMERATION DECODE
0 OFF ALC_OVF interrupt is disabled
1 ON ALC_OVF interrupt in enabled
PROX_INT_EN
When PROX_INT_EN is enabled, the exposure programmed in the LEDC1 Sequence Register is used for proximity
detection. If the ADC reading for this exposure is below 2048 times the threshold programmed in PROX_INT_THRESH
register, the device is in proximity mode. Otherwise, it is in normal mode.
When the device is in proximity mode, the sample rate used is 8Hz, and the device starts data acquisition in pilot mode,
using only one exposure of the LED programmed in LEDC1 register, and the LED current programmed in PILOT_PA reg-
ister.
When the device is in normal mode, the sample rate used is as defined under PPG_SR register, and the device starts
data acquisition in normal mode, using all the exposures programmed in the LED Sequence registers and appropriate
LED currents.
PROX_INT interrupt is asserted when the devices enters proximity mode or normal mode if PROX_INT_EN is
programmed to 1.
LED_COMPB_EN
VALUE ENUMERATION DECODE
0 DISABLE LED_COMPB interrupt is disabled
1 ENABLE LED_COMPB interrupt is enabled
DIE_TEMP_RDY_EN
VDD_OOR_EN
VALUE ENUMERATION DECODE
0 OFF Disables the VDD_OVR interrupt
1 ON Enables the VDD_OVR interrupt
BIT 7 6 5 4 3 2 1 0
SHA_
Field – – – – – – –
DONE_EN
Reset – – – – – – – 0x0
Access Type – – – – – – – Write, Read
SHA_DONE_EN
Enable SHA_DONE Interrupt
VALUE ENUMERATION DECODE
0x0 SHA_DONE interrupt disabled
0x1 SHA_DONE interrupt enabled
FIFO_WR_PTR
This points to the location where the next sample will be written. This pointer advances for each sample pushed on to
the circular FIFO.
See FIFO Configuration for details.
FIFO Read Pointer (0x05)
BIT 7 6 5 4 3 2 1 0
Field – FIFO_RD_PTR[6:0]
Reset – 0x0
Access Type – Write, Read
FIFO_RD_PTR
The FIFO Read Pointer points to the location from where the processor gets the next sample from the FIFO via the
serial interface. This advances each time a sample is popped from the circular FIFO.
The processor may also write to this pointer after reading the samples. This allows rereading (or retrying) samples from
the FIFO. However, writing to FIFO_RD_PTR may have adverse effects if it results in the FIFO being almost full.
Refer to FIFO Configuration for details.
Overflow Counter (0x06)
BIT 7 6 5 4 3 2 1 0
Field – OVF_COUNTER[6:0]
Reset – 0x0
Access Type – Read Only
OVF_COUNTER
When FIFO is full, any new samples will result in new or old samples getting lost, depending on FIFO_RO.
OVF_COUNTER counts the number of samples lost. It saturates at 0x7F.
Refer to FIFO Configuration for details.
FIFO Data Counter (0x07)
BIT 7 6 5 4 3 2 1 0
Field FIFO_DATA_COUNT[7:0]
Reset 0x0
Access Type Read Only
FIFO_DATA_COUNT
This is a read-only register that holds the number of items available in the FIFO for the host to read. This increments
when a new item is pushed to the FIFO and decrements when the host reads an item from the FIFO.
Refer to FIFO Configuration for details.
FIFO_DATA
This is a read-only register and is used to get data from the FIFO. Refer to FIFO Configuration for details.
FIFO Configuration 1 (0x09)
BIT 7 6 5 4 3 2 1 0
Field – FIFO_A_FULL[6:0]
Reset – 0x3F
Access Type – Write, Read
FIFO_A_FULL
These bits indicate how many new samples can be written to the FIFO before the interrupt is asserted. For example, if
set to 0xF, the interrupt triggers when there are 15 empty spaces left (113 entries), and so on.
Refer to FIFO Configuration for details.
BIT 7 6 5 4 3 2 1 0
FLUSH_ FIFO_ A_FULL_
Field – – – FIFO_RO –
FIFO STAT_CLR TYPE
Reset – – – 0x0 0x0 0x0 0x0 –
Access Type – – – Write, Read Write, Read Write, Read Write, Read –
FLUSH_FIFO
When this bit is set to ‘1’, the FIFO gets flushed, FIFO_WR_PTR and FIFO_RD_PTR are reset to zero and FIFO_DATA_
COUNT becomes 0. The contents of the FIFO are lost.
FIFO_FLUSH is a self-clearing bit.
Refer to FIFO Configuration for details.
FIFO_STAT_CLR
This defines whether the A-FULL interrupt should get cleared by FIFO_DATA register read.
Refer to FIFO Configuration for details.
VALUE ENUMERATION DECODE
A_FULL and DATA_RDY interrupts do not get cleared by FIFO_DATA register read. They
0 RD_DATA_NOCLR
get cleared by status register read.
A_FULL and DATA_RDY interrupts get cleared by FIFO_DATA register read or status
1 RD_DATA_CLR
register read.
A_FULL_TYPE
This defines the behavior of the A_FULL interrupt.
FIFO_RO
Push enable when FIFO is full:
This bit controls the behavior of the FIFO when the FIFO becomes completely filled with data.
Push to FIFO is enabled when FIFO is full if FIFO_RO = 1 and old samples are lost. Both FIFO_WR_PTR increments for
each sample after the FIFO is full. FIFO_RD_PTR also increments for each sample pushed to the FIFO.
Push to FIFO is disabled when FIFO is full if FIFO_RO = 0 and new samples are lost. FIFO_WR_PTR does not increment for
each sample after the FIFO is full.
When the device is in PROX mode, push to FIFO is enabled independent of FIFO_RO setting.
Refer to FIFO Configuration for details.
SINGLE_PPG
In signal PP devices, this bit is ignored. In dual PPG devices, if this bit is 0, use two PPG channels; otherwise, use only
PPG1 channel.
VALUE ENUMERATION DECODE
0x0 DUAL_PPG Both PPG channels are enabled
0x1 SINGLE_PPG Only PPG1 channel is enabled
LP_MODE
In low power mode, the sensor can be dynamically powered down between samples to conserve power. This dynamic power
down mode option only supports samples rates of 256sps and below.
VALUE ENUMERATION DECODE
0 OFF Dynamic power down is disabled.
Dynamic power down is enabled. The device automatically enters low power mode be-
1 ON tween samples for samples rates 256sps and below.
This mode is not available for higher sample rates.
SHDN
The part can be put into a power-save mode by setting this bit to one. While in power-save mode, all configuration reg-
isters retain their values, and write/read operations function as normal. All interrupts are cleared to zero in this mode.
RESET
When this bit is set, the part undergoes a forced power-on-reset sequence. All configuration, threshold, and data
registers including distributed registers are reset to their power-on-state. This bit then automatically becomes ‘0’ after
the reset sequence is completed.
VALUE ENUMERATION DECODE
0 OFF The part is in normal operation. No action taken.
The part undergoes a forced power-on-reset sequence. All configuration, threshold and
1 ON data registers including distributed registers are reset to their power-on-state. This bit then
automatically becomes ‘0’ after the reset sequence is completed.
TIME_STAMP_EN
Enable pushing TIME_STAMP to FIFO. Refer to FIFO Configuration for details.
VALUE ENUMERATION DECODE
0x0 DISABLE TIME_STAMP is not pushed to FIFO
0x1 ENABLE TIME_STAMP is pushed to FIFO for a block of eight samples.
SW_FORCE_SYNC
Writing a 1 to this bit, aborts current sample and starts a new sample. This is a self clearing bit.
GPIO_CTRL
The table below shows how the two GPIO ports are control for different modes of operation.
When two devices are configured to work as master-slave device pairs, they have to be configured identical for the
following configuration register fields:
• PPG_SR
• PPG_TINT
• SMP_AVE
• TIME_STAMP_EN
• FIFO_A_FULL
• FIFO_ROLLS_ON_FULL
Number of LED Sequence Registers (LEDC1 to LEDC6) programmed should be same in both the devices. In Exposure
Trigger mode, if Ambient is programmed in one of the registers, it needs to be in the same LEDCx register in both the
devices.
GPIO_CTRL register for both the devices should be programmed to be either Sample Trigger or Exposure Trigger.
It is also important to configure the Slave first and then the Master.
DATA_RDY or A_FULL interrupt should be enabled only on the Master. When interrupt is asserted read the Master first
and then the Slave. Read same number of items from both devices.
Refer to GPIO Configuration for details.
GPIO_CTRL GPIO1 GPIO2
COMMENT
[3:0] FUNCTION FUNCTION
GPIO1 will be active if any of the LEDCn[3:0] states A, B, or C are enabled in the
exposure sequence. In this case, GPIO1 will be low during exposures on LED4, LED5, or
Tristate or
0000 Disabled LED6, otherwise it will be high. If LEDCn[3:0] state A, B, or C is not enabled in the
Mux Control
exposure sequence, GPIO1 will be tristate unless externally pulled up. GPIO2 is disabled.
Sample and exposure timing is controlled by the internal 32768Hz oscillator.
GPIO1 will be active if any of the LEDCn[3:0] states A, B, or C are enabled in the
Input
exposure sequence. In this case, GPIO1 will be low during exposures on LED4, LED5
Tristate or 32768Hz or
0001 or LED6, otherwise it will be high. If LEDCn[3:0] state A, B, or C is not enabled in the
Mux Control 32000Hz
exposure sequence, GPIO1 will be tristate unless externally pulled up. GPIO2 is an input
Clock Input
32768/32000Hz. Sample and exposure timing is controlled by GPIO2 clock input.
ALC_DISABLE
VALUE ENUMERATION DECODE
0 OFF ALC is enabled
1 ON ALC is disabled
ADD_OFFSET
ADD_OFFSET is an option designed for dark current measurement. By adding offset to the PPG Data would allow dark
current measurement without clipping the signal below 0.
When ADD_OFFSET is set to 1, an offset is added to the PPG Data to be able to measure the dark current. The offset
is 8192 counts if PPG_SR is programmed for single pulse mode. The offset is 4096 counts if PPG_SR is programmed
for dual pulse mode.
PPG2_ADC_RGE
These bits set the ADC range of the SPO2 sensor, as shown in the table below.
PPG_ADC_RGE<1:0> LSB [pA] FULL SCALE [nA]
00 78125 4096
01 15.625 8192
10 31.25 16384
11 62.5 32768
PPG1_ADC_RGE
These bits set the ADC range of the SPO2 sensor, as shown in the table below.
PPG_ADC_RGE<1:0> LSB [pA] FULL SCALE [nA]
00 7,8125 4096
01 15.625 8192
10 31.25 16384
11 62.5 32768
PPG_TINT
These bits set the pulse width of the LED drivers and the integration time of PPG ADC as shown in the table below.
tPW = tTINT + tLED_SETLNG + 0.5μs
RESOLUTION
PPG_TINT<1:0> TPW, PULSE WIDTH [μS] TTINT, INTEGRATION TIME [μS]
BITS
00 21.3 14.8 19
01 35.9 29.4 19
10 65.2 58.7 19
11 123.8 117.3 19
PPG_SR
These bits set the effective sampling rate of the PPG sensor as shown in the table below. The default on-chip sampling
clock frequency is 32768Hz.
Note: If a sample rate is set that can not be supported by the selected pulse width and number of exposures per sample, then
the highest available sample rate will be automatically set. The user can read back this register to confirm the sample rate.
SAMPLING CLOCK
32768HZ 32000HZ
FREQUENCY
PPG_SR<4:0> Samples per Second Samples per Second Pulses Per Sample, N
0x00 24.995 24.409 1
0x01 50.027 48.855 1
0x02 84.021 82.051 1
0x03 99.902 97.561 1
0x04 199,805 195.122 1
0x05 399.610 390.244 1
0x06 24.995 24.409 2
0x07 50.027 48.855 2
0x08 84.021 82.051 2
0x09 99.902 97.561 2
0x0A 8.000 7.8125 1
0x0B 16.000 15.625 1
0x0C 32.000 31.250 1
0x0D 64.000 62.500 1
0x0E 128.000 125.000 1
0x0F 256.000 250.000 1
0x10 512.000 500.000 1
0x11 1024.000 1000.000 1
0x12 2048.000 2000.000 1
0x13 4096.000 4000.000 1
0x14-1F Reserved Reserved Reserved
Maximum Sample rates (sps) supported for all the Integration Time (PPG_TINT) and Number of Exposures:
NUMBER OF EXPO- PPG_TINT = 3
PPG_TINT = 0 (14.8μS) PPG_TINT = 1 (29.4μS) PPG_TINT = 2 (58.7μS)
SURE PER SAMPLE (117.3μS)
1 Exposure, N = 1 4096 2048 2048 1024
2 Exposures, N = 1 2048 1024 1024 512
3 Exposures, N = 1 1024 1024 512 512
4 Exposures, N = 1 1024 512 512 400
5 Exposures, N = 1 512 512 512 256
6 Exposures, N = 1 512 512 400 256
1 Exposure, N = 2 100 100 100 100
2 Exposures, N = 2 100 84 84 84
3 Exposures, N = 2 50 50 50 50
4 Exposures, N = 2 25 25 25 25
5 Exposures, N = 2 25 25 25 25
6 Exposures, N = 2 25 25 25 25
SMP_AVE
To reduce the amount of data throughput, adjacent samples (in each individual channel) can be averaged and decimated
on the chip by setting this register.
These bits set the number of samples that are averaged on chip before being written to the FIFO.
SMP_AVE[2:0] SAMPLE AVERAGE
000 1 (no averaging)
001 2
010 4
011 8
100 16
101 32
110 64
111 128
When BURST_EN is 1, SMP_AVE defines the number of conversions per burst. Depending on the BURST_RATE
programmed and the PPG_SR used, it may not be possible to accommodate some of SMP_AVE values. In that case,
SMP_AVE will take the highest value that can be accommodated. If SMP_AVE = 0 cannot be accommodated, burst
mode is disabled.
Note: PPG_SR itself depends on Number of conversions per sample (LEDC1 to LEDC6) and the LED Integration time
(PPG_TINT).
The following table shows the maximum SMP_AVE allowed for various configurations of BURST_RATE and PPG_SR:
PPG_SR USED BURST_RATE = 0 (8HZ) BURST_RATE = 1 (32HZ) BURST_RATE = 2 (84HZ) BURST_RATE = 3 (256HZ)
0 (25Hz, N = 1) 1 DIS DIS DIS
1 (50Hz, N = 1) 2 0 DIS DIS
2 (84Hz, N = 1) 3 1 DIS DIS
3 (100Hz, N = 1) 3 1 DIS DIS
4 (200Hz, N = 1) 4 2 0 DIS
5 (400Hz, N = 1) 5 3 1 DIS
6 (25Hz, N = 2) 1 DIS DIS DIS
7 (50Hz, N = 2) 2 0 DIS DIS
8 (84Hz, N = 2) 3 1 DIS DIS
9 (100Hz, N = 2) 3 1 DIS DIS
A (8Hz, N = 1) DIS DIS DIS DIS
B (16Hz, N = 1) 0 DIS DIS DIS
C (32Hz, N = 1) 1 DIS DIS DIS
D (64Hz, N = 1) 2 0 DIS DIS
E (128Hz, N = 1) 3 1 0 DIS
F (256Hz, N = 1) 4 2 1 DIS
10 (512Hz, N = 1) 5 3 2 DIS
11 (1024Hz, N = 1) 6 4 3 0
12 (2048Hz, N = 1) 7 5 4 1
13 (4096Hz, N = 1) 7 6 5 2
LED_SETLNG
Delay from rising-edge of LED to start of ADC integration. This allows for the LED current to settle before the start
of ADC integration.
TLED_SETLNG, LED_SETLNG<1:0> DELAY (μS)
00 4.0
01 6.0 (default)
10 8.0
11 12.0
DIG_FILT_SEL
Select digital filter type.
VALUE ENUMERATION DECODE
0x0 Use CDM
0x1 Use FDM
BURST_RATE
VALUE ENUMERATION DECODE
0x0 8Hz
0x1 32Hz
0x2 84Hz
0x3 256Hz
BURST_EN
When Burst Mode is disabled, PPG data conversions are continuous at the sample rate defined by PPG_SR register,
When Burst mode is enabled, a burst of PPG data conversions occur at the sample rate defined by PPG_SR register.
Number of conversion in the burst is defined by the SMP_AVE register. Average data from the burst of data conversions
is pushed to the FIFO. The burst repeats at the rate defined in BURST_RATE[2:0] register. If the number of conversions
cannot be accommodated, the device will use the next highest number of conversions.
If the effective PPG_SR is too slow to accommodate the burst rate programmed, BURST_EN is automatically set to 0,
and the device runs in continuous mode.
Note: Each data conversion cycle is a sequence of conversions defined in the LEDC1 to LEDC6 registers.
VALUE ENUMERATION DECODE
0x0 Disable Burst Conversion mode
0x1 Enable Burst Conversion Mode
PROX_INT_THRESH
This register sets the LED1 ADC count that will trigger the transition between proximity mode and normal mode. The
threshold is defined as the 8 MSB bits of the ADC count. For example, if PROX_INT_THRESH[7:0] = 0x01, then an ADC
value of 2048 (decimal) or higher triggers the PROX interrupt. If PROX_INT_THRESH[7:0] = 0xFF, then only a saturated
ADC triggers the interrupt.
See the Proximity Mode Function section in the detailed description for more details on the operation of proximity mode.
PDBIAS2
See Photo Diode Biasing for more information.
PDBIAS2<2:0> PHOTO DIODE CAPACITANCE
0x001 0pF to 65pF
0x101 65pF to 130pF
0x110 130pF to 260pF
0x111 260pF to 520pF
All other values Not recommended
PDBIAS1
See Photo Diode Biasing for more information.
PDBIAS1<2:0> PHOTO DIODE CAPACITANCE
0x001 0pF to 65pF
0x101 65pF to 130pF
0x110 130pF to 260pF
0x111 260pF to 520pF
All other values Not recommended
PF_ENABLE
Refer to Picket Fence Detect-and-Replace Function for details.
PF_ENABLE set to 1 enabled the picket-fence detect and replace method.
VALUE ENUMERATION DECODE
0 OFF Disable (default)
1 ON Enable Detect and Replace
PF_ORDER
PF_ORDER determines which prediction method is used: the last sample or a linear fit to the previous four samples.
Refer to Picket Fence Detect-and-Replace Function for details.
VALUE ENUMERATION DECODE
0 OFF Last Sample (1 point)
1 ON Fit 4 points to a line for prediction (default)
IIR_TC
IIR_TC<1:0> determines the IIR filter bandwidth where the lowest setting has the narrowest bandwidth of a first-order
filter.
Refer to Picket Fence Detect-and-Replace Function for details.
IIR_TC<1:0> COEFFICIENT SAMPLES TO 90%
00 1/64 146
01 1/32 72
10 1/16 35
11 1/8 17
IIR_INIT_VALUE
This IIR filter estimates the true standard deviation between the actual and predicted sample and tracks the ADC Range
setting.
Refer to Picket Fence Detect-and-Replace Function for details.
IIR_INIT_VALUE<1:0> CODE
00 64
01 48
10 32
11 24
THRESHOLD_SIGMA_MULT
GAIN resulting from the SIGMA_MULT<1:0> setting determines the number of standard deviations of the delta between
the actual and predicted sample beyond which a picket-fence event is triggered.
Refer to Picket Fence Detect-and-Replace Function for details.
THRESHOLD_SIGMA_MULT<1:0> GAIN
00 4
01 8
10 16
11 32
LEDC2
These bits set the data type for LED Sequence 2 of the FIFO.
See FIFO Configuration for more information.
LEDC1
These bits set the data type for LED Sequence 1 of the FIFO.
See FIFO Configuration for more information.
LED Sequence Register 2 (0x21)
BIT 7 6 5 4 3 2 1 0
Field LEDC4[3:0] LEDC3[3:0]
Reset 0x0 0x0
Access Type Write, Read Write, Read
LEDC4
These bits set the data type for LED Sequence 4 of the FIFO.
See FIFO Configuration for more information.
LEDC3
These bits set the data type for LED Sequence 3 of the FIFO.
See FIFO Configuration for more information.
LED Sequence Register 3 (0x22)
BIT 7 6 5 4 3 2 1 0
Field LEDC6[3:0] LEDC5[3:0]
Reset 0x0 0x0
Access Type Write, Read Write, Read
LEDC6
These bits set the data type for LED Sequence 6 of the FIFO.
See FIFO Configuration for more information.
LEDC5
These bits set the data type for LED Sequence 5 of the FIFO.
See FIFO Configuration for more information.
LED1 PA (0x23)
BIT 7 6 5 4 3 2 1 0
Field LED1_DRV[7:0]
Reset 0x00
Access Type Write, Read
LED1_DRV
These bits set the nominal drive current of LED 1, as shown in the table below.
LEDX_RGE<1:0> 00 01 10 11
LEDx_PA<7:0> LED Current [mA] LED Current [mA] LED Current [mA] LED Current [mA]
00000000 0.00 0.00 0.00 0.00
00000001 0.12 0.24 0.36 0.48
00000010 0.24 0.48 0.73 0.97
00000011 0.36 0.73 1.09 1.45
............
11111100 30.6 61.3 91.9 122.5
11111101 30.8 61.5 92.3 123.0
11111110 30.9 61.8 92.6 123.5
11111111 31.0 62.0 93.0 124.0
LSB 0.12 0.24 0.36 0.48
LED2 PA (0x24)
BIT 7 6 5 4 3 2 1 0
Field LED2_DRV[7:0]
Reset 0x00
Access Type Write, Read
LED2_DRV
These bits set the nominal drive current of LED 2. See LED1_DRV for description.
LED3_PA (0x25)
BIT 7 6 5 4 3 2 1 0
Field LED3_DRV[7:0]
Reset 0x00
Access Type Write, Read
LED3_DRV
These bits set the nominal drive current of LED 2. See LED1_DRV for description.
LED4 PA (0x26)
BIT 7 6 5 4 3 2 1 0
Field LED4_DRV[7:0]
Reset 0x00
Access Type Write, Read
LED4_DRV
These bits set the nominal drive current of LED 4. See LED1_DRV for description.
LED5 PA (0x27)
BIT 7 6 5 4 3 2 1 0
Field LED5_DRV[7:0]
Reset 0x00
Access Type Write, Read
LED5_DRV
These bits set the nominal drive current of LED 5. See LED1_DRV for description.
LED6 PA (0x28)
BIT 7 6 5 4 3 2 1 0
Field LED6_DRV[7:0]
Reset 0x00
Access Type Write, Read
LED6_DRV
These bits set the nominal drive current of LED 6. See LED1_DRV for description.
LED PILOT PA (0x29)
BIT 7 6 5 4 3 2 1 0
Field PILOT_PA[7:0]
Reset 0x00
Access Type Write, Read
PILOT_PA
The purpose of PILOT_PA<7:0> is to set the LED power during the PROX mode, as well as in Multi-LED mode. These
bits set the nominal drive current for the pilot mode as shown in the table below.
When LED x is used, the respective LEDx_RGE<1:0> is used to control the range of the LED driver in conjunction
with PILOT_PA<7:0>. For instance, if LED1 is used in the PILOT mode, then, LED1_RGE<1:0> together with PILOT_
PA<7:0> will be used to set the LED1 current.
LEDX_RGE<1:0> 00 01 10 11
PILOT_PA<7:0> LED Current [mA] LED Current [mA] LED Current [mA] LED Current [mA]
00000000 0.00 0.00 0.00 0.00
00000001 0.12 0.24 0.36 0.48
00000010 0.24 0.48 0.73 0.97
00000011 0.36 0.73 1.09 1.45
............
11111100 30.6 61.3 91.9 122.5
11111101 30.8 61.5 92.3 123.0
11111110 30.9 61.8 92.6 123.5
11111111 31.0 62.0 93.0 124.0
LSB 0.12 0.24 0.36 0.48
LED3_RGE
Range selection of the LED current. Refer to LED1_PA[7:0] for more details.
LEDX_RGE<1:0>
LED CURRENT[mA]
(X = 1 TO 6)
00 31
01 62
10 93
11 124
LED2_RGE
Range selection of the LED current. Refer to LED3_RGE[1:0] for more details.
LED1_RGE
Range selection of the LED current. Refer to LED3_RGE[1:0] for more details.
LED Range 2 (0x2B)
BIT 7 6 5 4 3 2 1 0
Field – – LED6_RGE[1:0] LED5_RGE[1:0] LED4_RGE[1:0]
Reset – – 0x00 0x00 0x00
Access Type – – Write, Read Write, Read Write, Read
LED6_RGE
Range selection of the LED current. Refer to LED3_RGE[1:0] for more details.
LED5_RGE
Range selection of the LED current. Refer to LED3_RGE[1:0] for more details.
LED4_RGE
Range selection of the LED current. Refer to LED3_RGE[1:0] for more details.
S1_HRES_DAC1_OVR
VALUE ENUMERATION DECODE
0 OFF The high resolution DAC for PPG1 is controlled by the chip.
This allows the high-resolution DAC for PPG1 used in exposure 1 to be controlled by the
1 ON
software.
S1_HRES_DAC1
If S1_ HI_RES_DAC1_OVR = 1, then bits S1_HRES_DAC1<5:0> set the high-resolution DAC code used in PPG1 ADC.
This allows the algorithm to control ADC subranging.
If S1_ HI_RES_DAC1_OVR = 0, then bits S1_HRES_DAC1<5:0> have no effect on the PPG1 ADC.
S2 HI RES DAC1 (0x2D)
BIT 7 6 5 4 3 2 1 0
S2_HRES_
Field – S2_HRES_DAC1[5:0]
DAC1_OVR
Reset 0x0 – 0x00
Access Type Write, Read – Write, Read
S2_HRES_DAC1_OVR
VALUE ENUMERATION DECODE
0 OFF The high resolution DAC for PPG1 is controlled by the chip.
This allows the high-resolution DAC for PPG1 used in exposure 2 to be controlled by the
1 ON
software.
S2_HRES_DAC1
If S2_ HI_RES_DAC1_OVR = 1, then bits S2_HRES_DAC1<5:0> set the high-resolution DAC code used in PPG1 ADC.
This allows the algorithm to control ADC subranging.
If S2_ HI_RES_DAC1_OVR = 0, then bits S2_HRES_DAC1<5:0> have no effect on the PPG1 ADC.
S3_HRES_DAC1_OVR
S3_HRES_DAC1
If S3_ HI_RES_DAC1_OVR = 1 then bits S3_HRES_DAC1<5:0> set the high-resolution DAC code used in PPG1 ADC.
This allows the algorithm to control ADC subranging.
If S3_ HI_RES_DAC1_OVR = 0 then bits S3_HRES_DAC1<5:0> have no effect on the PPG1 ADC.
S4 HI RES DAC1 (0x2F)
BIT 7 6 5 4 3 2 1 0
S4_HRES_
Field – S4_HRES_DAC1[5:0]
DAC1_OVR
Reset 0b0 – 0x0
Access Type Write, Read – Write, Read
S4_HRES_DAC1_OVR
S4_HRES_DAC1
If S4_ HI_RES_DAC1_OVR = 1 then bits S4_HRES_DAC1<5:0> set the high-resolution DAC code used in PPG1 ADC.
This allows the algorithm to control ADC subranging.
If S4_ HI_RES_DAC1_OVR = 0 then bits S4_HRES_DAC1<5:0> have no effect on the PPG1 ADC.
S5_HRES_DAC1_OVR
S5_HRES_DAC1
If S5_ HI_RES_DAC1_OVR = 1, then bits S5_HRES_DAC1<5:0> set the high-resolution DAC code used in PPG1 ADC.
This allows the algorithm to control ADC subranging.
If S5_ HI_RES_DAC1_OVR = 0, then bits S5_HRES_DAC1<5:0> have no effect on the PPG1 ADC.
S6 HI RES DAC1 (0x31)
BIT 7 6 5 4 3 2 1 0
S6_HRES_
Field – S6_HRES_DAC1[5:0]
DAC1_OVR
Reset 0b0 – 0x0
Access Type Write, Read – Write, Read
S6_HRES_DAC1_OVR
S6_HRES_DAC1
If S6_ HI_RES_DAC1_OVR = 1, then bits S6_HRES_DAC1<5:0> set the high-resolution DAC code used in PPG1 ADC.
This allows the algorithm to control ADC subranging.
If S6_ HI_RES_DAC1_OVR = 0, then bits S6_HRES_DAC1<5:0> have no effect on the PPG1 ADC.
S1_HRES_DAC2_OVR
S1_HRES_DAC2
If S1_ HI_RES_DAC2_OVR = 1, then bits S1_HRES_DAC2<5:0> set the high-resolution DAC code used in PPG2 ADC.
This allows the algorithm to control ADC subranging.
If S1_ HI_RES_DAC2_OVR = 0, then bits S1_HRES_DAC2<5:0> have no effect on the PPG2 ADC.
S2 HI RES DAC2 (0x33)
BIT 7 6 5 4 3 2 1 0
S2_HRES_
Field – S2_HRES_DAC2[5:0]
DAC2_OVR
Reset 0x0 – 0x0
Access Type Write, Read – Write, Read
S2_HRES_DAC2_OVR
VALUE ENUMERATION DECODE
0 OFF The high-resolution DAC for PPG2 is controlled by the chip.
This allows the high-resolution DAC for PPG2 used in exposure 2 to be controlled by the
1 ON
software.
S2_HRES_DAC2
If S2_ HI_RES_DAC2_OVR = 1, then bits S2_HRES_DAC2<5:0> set the high-resolution DAC code used in
PPG2 ADC. This allows the algorithm to control ADC subranging.
If S2_ HI_RES_DAC2_OVR = 0, then bits S2_HRES_DAC2<5:0> have no effect on the PPG2 ADC.
S3 HI RES DAC2 (0x34)
BIT 7 6 5 4 3 2 1 0
S3_HRES_
Field – S3_HRES_DAC2[5:0]
DAC2_OVR
Reset 0b0 – 0x0
Access Type Write, Read – Write, Read
S3_HRES_DAC2_OVR
VALUE ENUMERATION DECODE
0 OFF The high-resolution DAC for PPG2 is controlled by the chip.
This allows the high-resolution DAC for PPG2 used in exposure 3 to be controlled by the
1 ON
software.
S3_HRES_DAC2
If S3_ HI_RES_DAC2_OVR = 1, then bits S3_HRES_DAC2<5:0> set the high-resolution DAC code used in PPG2 ADC.
This allows the algorithm to control ADC subranging.
If S3_ HI_RES_DAC2_OVR = 0 then bits S3_HRES_DAC2<5:0> have no effect on the PPG2 ADC.
S4 HI RES DAC2 (0x35)
BIT 7 6 5 4 3 2 1 0
S4_HRES_
Field – S4_HRES_DAC2[5:0]
DAC2_OVR
Reset 0b0 – 0x0
Access Type Write, Read – Write, Read
S4_HRES_DAC2_OVR
VALUE ENUMERATION DECODE
0x0 OFF The high-resolution DAC for PPG2 is controlled by the chip.
This allows the high-resolution DAC for PPG2 used in exposure 4 to be controlled by the
0x1 ON
software.
S4_HRES_DAC2
If S4_ HI_RES_DAC2_OVR = 1, then bits S4_HRES_DAC2<5:0> set the high resolution DAC code used in PPG2 ADC.
This allows the algorithm to control ADC subranging.
If S4_ HI_RES_DAC2_OVR = 0, then bits S4_HRES_DAC2<5:0> have no effect on the PPG2 ADC.
S5 HI RES DAC2 (0x36)
BIT 7 6 5 4 3 2 1 0
S5_HRES_
Field – S5_HRES_DAC2[5:0]
DAC2_OVR
Reset 0b0 – 0x0
Access Type Write, Read – Write, Read
S5_HRES_DAC2_OVR
VALUE ENUMERATION DECODE
0x0 OFF The high-resolution DAC for PPG2 is controlled by the chip.
This allows the high-resolution DAC for PPG2 used in exposure 5 to be controlled by the
0x1 ON
software.
S5_HRES_DAC2
If S5_ HI_RES_DAC2_OVR = 1, then bits S5_HRES_DAC2<5:0> set the high-resolution DAC code used in PPG2 ADC.
This allows the algorithm to control ADC subranging.
If S5_ HI_RES_DAC2_OVR = 0, then bits S5_HRES_DAC2<5:0> have no effect on the PPG2 ADC.
S6_HRES_DAC2_OVR
VALUE ENUMERATION DECODE
0x0 OFF The high-resolution DAC for PPG2 is controlled by the chip.
0x1 ON This allows the high-resolution DAC for PPG2 used in exposure 6 to be controlled by the software.
S6_HRES_DAC2
If S6_ HI_RES_DAC_2OVR = 1, then bits S6_HRES_DAC2<5:0> set the high-resolution DAC code used in PPG2 ADC.
This allows the algorithm to control ADC subranging.
If S6_ HI_RES_DAC2_OVR = 0, then bits S6_HRES_DAC2<5:0> have no effect on the PPG2 ADC.
Die Temperature Configuration (0x40)
BIT 7 6 5 4 3 2 1 0
Field – – – – – – – TEMP_EN
Reset – – – – – – – 0x0
Access Type – – – – – – – Write, Read
TEMP_EN
The bit gets cleared after temperature measurement completes.
VALUE ENUMERATION DECODE
0x0 Idle
0x1 Start one temperature measurement
TEMP_INT
This register stores the integer temperature data in 2s complimnet form. 0x00 = 0°C, 0x7F = 127°C and 0x80 = -128°C
Note: TINT and TFRAC registers should be read through the Serial Interface in burst mode, to ensure that they belong
to the same sample.
Die Temperature Fraction (0x42)
BIT 7 6 5 4 3 2 1 0
Field – – – – TEMP_FRAC[3:0]
Reset – – – – 0x0
Access Type – – – – Read Only
TEMP_FRAC
This register store the fractional temperature data in increments of 0.0625°C. 0x1 = 0.0625°C and 0xF = 0.9375°C.
Note: TINT and TFRAC registers should be read through the Serial Interface in burst mode, to ensure that they belong
to the same sample.
SHA Command (0xF0)
BIT 7 6 5 4 3 2 1 0
Field SHA_CMD[7:0]
Reset 0x0
Access Type Write, Read
SHA_CMD
VALUE ENUMERATION DECODE
0X35 MAC WITH ROM ID
0X36 MAC WITHOUT ROM ID
OTHERS RESERVED
SHA_EN
Authentication is performed using a FIPS 180-3 compliant SHA-256 one-way hash algorithm on a 512-bit message block.
The message block consists of a 160-bit secret, a 160-bit challenge and 192 bits of constant data. Optionally, the 64-bit
ROM ID replaces 64 of the 192 bits of constant data used in the hash operation. 16 bits out of the 160-bit secret and 16
bits of ROM ID are programmable–8 bits each in metal and 8 bits each in OTP bits.
The host and the MAX86140 both calculate the result based on a mutually known secret. The result of the hash opera-
tion is known as the message authentication code (MAC) or message digest. The MAC is returned by the MAX86140 for
comparison with the host’s MAC. Note that the secret is never transmitted on the bus and thus cannot be captured by
observing bus traffic. Each authentication attempt is initiated by the host system by writing a 160-bit random challenge
into the SHA memory address space 0x00h to 0x09h. The host then issues the compute MAC or compute MAC with
ROM ID command. The MAC is computed per FIPS 180-3, and stored in address space 0x00h to 0x0Fh overwriting the
challenge value.
Note that the results of the authentication attempt are determined by host verification. Operation of the MAX86140 is not
affected by authentication success or failure.
SHA_START
The bit gets cleared after authentication completes. The valid command (0x35 or 0x36) should be written to the SHA_
CMD register and challenge value should be written to the RAM by Host before writing 1 to this bit.
Memory Control (0xF2)
BIT 7 6 5 4 3 2 1 0
MEM_WR_
Field – – – – – – BANK_SEL
EN
Reset – – – – – – 0x0 0x0
Access Type – – – – – – Write, Read Write, Read
MEM_WR_EN
Enable write access to Memory through SPI.
BANK_SEL
Selects the memory bank for reading and writing.
Burst reading or writing the memory past 0xFF automatically increments BANK_SEL to 1.
VALUE ENUMERATION DECODE
0x0 Select Bank 0, address 0x00 to 0xFF
0x1 Select Bank 1, address 0x100 to 0x17f
MEM_IDX
Index to Memory for reading and writing. The memory is 384 bytes, and is divided into two banks - Bank 0 from 0x00
to 0xFF and Bank 1 is from 0x100 to 0x17F. The bank is selected by the BANK_SEL register bit. MEM_IDX is the starting
address for burst writing to or reading from memory. Burst accessing the memory past 0xFF accesses Bank 1. The
memory address saturates at 0x17F.
Memory Data (0xF4)
BIT 7 6 5 4 3 2 1 0
Field MEM_DATA[7:0]
Reset 0x0
Access Type Write, Read, Dual
MEM_DATA
Data to be written or data read from Memory
Reading this register does not automatically increment the register address. So burst reading this register read the
same register over and over, but the address to the Memory autoincrements until BANK_SEL becomes 1 and MEM_IDX
becomes 0x7F.
Part ID (0xFF)
BIT 7 6 5 4 3 2 1 0
Field PART_ID[7:0]
Reset 0xXX
Access Type Read Only
PART_ID
This register stores the part identifier for the chip.
PART_ID MAX # # OF PPG CHANNELS
0x24 MAX86140 1
0x25 MAX86141 2
1.8V
0.1μF 10μF
1μF
VDDIO NOTE 2
VDD_ANA
VDD_DIG
VREF
R NOTE 1
DIE TEMP
REFERENCE INT INT
12-BIT ADC
SCLK SCLK
HOST (AP)
SDI SDI
DIGITAL NOISE
AMBIENT CANCELLATION SDO SDO
CANCELLATION
CSB CSB
PD1_IN SPI
19-BIT CURRENT ADC
INTERFACE
PD_GND 128-WORD
FIFO
PD2_IN 19-BIT CURRENT ADC
(MAX86141 ONLY) GPIO1
GPIO2
DIGITAL NOISE
AMBIENT CANCELLATION
(MAX86141 ONLY)
CANCELLATION
(MAX86141 ONLY)
5.0V NOTE 3
VLED
LED1_DRV CONTROLLER
10μF
LED2_DRV LED DRIVERS
LED3_DRV
MAX86140/MAX86141
PGND
GND_ANA
GND_DIG
NOTE 1: THE VALUE OF INT PULLUP RESISTORS SHOULD BE BASED ON THE SYSTEM DESIGN.
NOTE 2: VDDIO IS THE SYSTEM I/O VOLTAGE SUPPLY.
NOTE 3: VLED IS THE LED POWER SUPPLY INPUT, IT SHOULD BE BASED ON THE SPECIFICATIONS OF THE LED USED.
Ordering Information
PART NUMBER TEMP RANGE PIN-PACKAGE CONFIGURATION
20-pin WLP, 2.048mm x 1.848mm, 5 x 4,
MAX86140ENP+ -40°C to +85°C Single-Channel Optical AFE
0.4mm ball pitch
20-pin WLP, 2.048mm x 1.848mm, 5 x 4,
MAX86141ENP+ -40°C to +85°C Dual-Channel Optical AFE
0.4mm ball pitch
Revision History
REVISION REVISION PAGES
DESCRIPTION
NUMBER DATE CHANGED
0 5/17 Initial release —
1 8/17 Added MAX86141 part number to data sheet 1–88
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc. © 2017 Maxim Integrated Products, Inc. │ 89
Mouser Electronics
Authorized Distributor
Maxim Integrated:
MAX86140ENP+ MAX86141ENP+ MAX86140ENP+T MAX86141ENP+T