Ordering number : EN4339A

Thick Film Hybrid IC

STK400-040
AF Power Amplifier (Split Power Supply)
(25 W + 25 W + 25 W min, THD = 0.4%)

Overview Package Dimensions

Now, thick-film audio power amplifier ICs are available unit: mm
with pin-compatibility to permit a single PCB to be
4086A
designed and amplifier output capacity changed simply
by installing a hybrid IC. This new series was developed [STK400-040]
with this kind of pin-compatibility to ensure integration
between systems everywhere. With this new series of IC,
even changes from 3-channel amplifier to 2-channel
amplifiers is possible using the same PCB. In addition,
this new series of ICs has a 6/3Ω drive in order to
support the low impedance of modern speakers.

Features
• Pin-compatible
STK400-000 series (3-channel, single package)
➙

STK401-000 series (2-channel, single package)

• Output load impedance RL = 6Ω/3Ω supported
• New pin arrangement
To simplify input/output pattern layout and minimize
the effects of pattern layout on operational
characteristics, pin assignments are grouped into blocks
consisting of input, output and power systems.
• Few external circuits
Compared to those series used until now, capacitors
and boot-strap resistors for external circuits can be
greatly reduced.

SANYO
SANYOElectric
ElectricCo.,Ltd.
Co.,Ltd.Semiconductor
SemiconductorBussiness
BussinessHeadquarters
Headquarters
TOKYO
TOKYOOFFICE
OFFICETokyo
TokyoBldg.,
Bldg.,1-10,
1-10,11Chome,
Chome,Ueno,
Ueno,Taito-ku,
Taito-ku,TOKYO,
TOKYO,110
110JAPAN
JAPAN
41097HA(OT) No. 4339-1/9

This datasheet has been downloaded from http://www.digchip.com at this page

 STK400-040

Specifications
Absolute Maximum Ratings at Ta = 25°C
Parameter Symbol Conditions Ratings Unit
Maximum supply voltage VCC max ±36 V
Thermal resistance θj – c Per power transistor 2.1 °C/W
Junction temperature Tj 150 °C
Operating substrate temperature Tc 125 °C
Storage temperature range Tstg –30 to +125 °C
Available time for short-circuit ts VCC = ±25 V, RL = 6 Ω, f = 50 Hz, PO = 25 W 1 s

Operating Characteristics at Ta = 25°C, RL = 6Ω, Rg = 600Ω, VG = 40dB, RL (non-inductive)

Parameter Symbol Conditions min typ max Unit

Quiescent current ICCO VCC = ± 30 V 30 90 150 mA
PO (1) VCC = ±25 V, f = 20 Hz to 20 kHz, THD = 0.4% 25 30 W
Output power
PO (2) VCC = ±21 V, f = 1 kHz, THD = 1.0%, RL = 3 Ω 25 30 W
THD (1) VCC = ±25 V, f = 20 Hz to 20 kHz, PO = 1.0 W 0.4 %
Total harmonic distortion
THD (2) VCC = ±25 V, f = 1 kHz, PO = 5.0 W 0.02 %
+0
Frequency response fL, fH VCC = ±25 V, PO = 1.0 W, –3 dB 20 to 50 k Hz

Input impedance ri VCC = ±25 V, f = 1 kHz, PO = 1.0 W 55 kΩ

Output noise voltage VNO VCC = ±30 V, Rg = 10 kΩ 1.2 mVrms
Neutral voltage VN VCC = ±30 V –70 0 +70 mV

Notes
• Use rated power supply for test unless otherwise specified.
• When measuring available time for short-circuit and output noise voltage use transformer power supply indicated
below.
• Output noise voltage is represented by the peak value rms (VTVM) for mean reading. Use an AC stabilized power
supply (50 Hz) on the primary side to eliminate the effect of AC flicker noise.

Specified Transformer Power Supply

(RP-25 Equivalent)

Unit (resistance:Ω, capacitance:F)

Internal Equivalent Circuit

No. 4339-2/9
 STK400-040

Pattern Example for PCB used with either 2- or 3-channel Amplifiers.

Sample Application Circuit

STK 400-000 Series

Copper (Cu) foil surface Unit (resistance:Ω, capacitance:F)

In the STK 401-000 series, pin No.6 corresponds to pin No.1.

Sample Application Circuit

Unit (resistance: Ω, capacitance: F)

No. 4339-3/9
 STK400-040

Description of External Circuits

C1, 11, 21 For input coupling capacitor. Used for current blocking. When capacitor reactance with low
frequency is increased, the reactance value should be reduced in order to reduce the output
noise from the signal resistance dependent 1/f noise. In response to the popping noise which
occurs when the system power is turned on, C1 and C11 which determine the decay time
constant on the input side are increased while C3, C13 and C23 on the NF side are decreased.

C2, 12, 22 For input filter capacitor. Permits high-region noise reduction by utilizing filter constructed with
R1, R11 and R21.

C3, 13, 23 For NF capacitor. This capacitor determines the decline of the cut-off frequency and is
calculated according to the following equation.
1
fL =
2π X C3 (13, 23,) X R3 (13, 23)
For the purpose of achieving voltage gains prior to reduction, it is best that C3, C13 and C23 are
large. However, because the shock noise which occurs when the system power is turned on
tends to increase, values larger than those absolutely necessary should be avoided.

C5, 15, 25 For oscillation prevention capacitor. A Mylar capacitor with temperature and frequency features
is recommended.

C6, 7 For oscillation prevention capacitor. To ensure safe IC functioning, the capacitor should be
installed as close as possible to the IC power pin to reduce power impedance. An electrolytic
capacitor is good.

C8, 9, 28, 29 For decoupling capacitor. Reduces shock noise during power up using decay time constant
circuits with R8, R9, R28 and R29 and eliminates components such as ripples crossing over into
the input side from the power line.

R1, 11, 21 For input filter applied resistor.

R2, 12, 22 For input bias resistor. The input pin is biased to zero potential. Input impedance is mostly
decided with this resistance value.

R3, 13, 23 For resistors to determine voltage gain (VG). We recommend a VG = 40 dB using R3, R13, R23
R4, 14, 24 = 560Ω and R4, R14 and R24 = 56Ω. VG adjustments are best performed using R3, R13 and
R23. When using R4, R14 and R24 for such purposes, R4, R14 and R24 should be set to equal
R2, R12 and R22 in order to establish a stable VN balance.

R5, 15, 25 For oscillation prevention resistor.

R6, 16, 26 For oscillation prevention resistor. This resistor’s electrical output resides in the signal frequency
and is calculated according to the following formula.

VCC max/√2
P R6 (16, 26) = ( 1/2π fC5 (15, 25) + R6 (16, 26) ) X R6 (16, 26)
2

f = output signal frequency upper limit

R8, 9, 28, 29 For ripple filter applied resistor. PO max, ripple rejection and power-up shock noise are modified
according to this value. Set the electrical output of these resistors while keeping in mind the flow
of peak current during recharging to C8, C9, C28 and C29 which function as pre-drive TR control
resistors during load shorts.

L1, 2, 3 For oscillation prevention coil. Compensates phase dislocation caused by load capacitors
and ensures stable oscillation.

No. 4339-4/9
 STK400-040

Series Configuration
3ch Amp Fixed 2ch Amp Fixed THD [%] Supply voltage
Standard Standard
IC Name Output IC Name Output f = 20 to 20kHz VCC max1 VCC max2 VCC1 VCC2
STK400-010 10W X 3 STK401-010 10W X 2 — ±27 ±18 ±14
STK400-020 15W X 3 STK401-020 15W X 2 — ±29 ±20 ±16
STK400-030 20W X 3 STK401-030 20W X 2 — ±34 ±23 ±19
STK400-040 25W X 3 STK401-040 25W X 2 — ±36 ±25 ±21
STK400-050 30W X 3 STK401-050 30W X 2 — ±39 ±26 ±22
STK400-060 35W X 3 STK401-060 35W X 2 — ±41 ±28 ±23
STK400-070 40W X 3 STK401-070 40W X 2 — ±44 ±30 ±24
0.4
STK400-080 45W X 3 STK401-080 45W X 2 — ±45 ±31 ±25
STK400-090 50W X 3 STK401-090 50W X 2 — ±47 ±32 ±26
STK400-100 60W X 3 STK401-100 60W X 2 — ±51 ±35 ±27
STK400-110 70W X 3 STK401-110 70W X 2 ±56.0 — ±38 —
— — STK401-120 80W X 2 ±61.0 — ±42 —
— — STK401-130 100W X 2 ±65.0 — ±45 —
— — STK401-140 120W X 2 ±74.0 — ±51 —

VCC max1 RL = 6Ω operation

VCC max2 RL = 6Ω to 3Ω operation
VCC1 RL = 6Ω operation
VCC2 RL = 3Ω operation
Example of Set Design for Common PCB

6-channel amplifier

STK400-000 Series
STK400-000 Series

5-channel amplifier

STK400-000 Series
STK401-000 Series

4-channel amplifier

STK401-000 Series

3-channel amplifier

STK400-000 Series

2-channel amplifier

STK401-000 Series

No. 4339-5/9
 STK400-040

External Circuit Diagram

*1 Unnecessary with applications using STK400-010 to STK400-090.

Unit (resistance:Ω, capacitance:F)

*2 Unnecessary with applications using STK401-010 to STK401-090.

Heat Radiation Design Considerations

The radiator thermal resistance θc-a required for total substrate power dissipation Pd in the STK400-040 is determined as:
Condition 1: IC substrate temperature Tc not to exceed 125°C.
Pd x θc-a+Ta <125°C ······························· (1)
where Ta is set assured ambient temperature.
Condition 2: Power transistor junction temperature Tj not to exceed 150°C.
Pd x θc-a+Pd/N x θj-c+Ta<150°C·············(2)
where N is the number of power transistors and θj-c the thermal resistance per power transistor chip.
However, power transistor power consumption is Pd equally divided by N units.
Expressions (1) and (2) can be rewritten based on θc-a to yield:
θc-a<(125–Ta)/Pd ······································(1)'
θc-a<(150–Ta)/Pd–θj-c/N··························(2)'
The required radiator thermal resistance will satisfy both of these expressions.
From expressions (1)' and (2)', the required radiator thermal resistance can be determined once the following
specifications are known:
• Supply voltage VCC
• Load resistance RL
• Assured ambient temperature Ta
The total substrate power consumption when STK400-040 VCC is ±25 V and RL is 6 Ω, for a continuous sine wave
signal, is a maximum of 63W (Fig. 1). In general, when this sort of continuous signal is used for estimation of power
consumption, the Pd used is 1/10th of PO max (slight variation depending on safety standard).

No. 4339-6/9
 STK400-040

Pd = 38W (1/10 PO max = during 2.5W)

Total substrate power dissipation (3-channel drive), Pd – W

Total substrate power dissipation (3-channel drive), Pd – W

Figure 1 Figure 2

3-channels driven 3-channels driven

simultaneously simultaneously

Output power per single channel, PO/ch – W Output power per single channel, PO/ch – W
Total harmonic distortion, THD – %
Total harmonic distortion, THD – %

Output power, PO – W Output power, PO – W

No. 4339-7/9
 Quiescent current, ICCO – mA Closed loop gain, VG – dB Output power, PO – W Output power, PO – W

Frequency, f – Hz
Supply voltage, VCC – V

Supply voltage, VCC – V

Input voltage, Vin – mVrms

Neutral voltage, VN – mV
Quiescent current, ICCO – mA Open loop gain, VG – dB Output power, PO – W
STK400-040

Frequency, f – Hz

Frequency, f – Hz

Substrate temperature, Tc – °C
Neutral voltage, VN – mV

No. 4339-8/9
 STK400-040

■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace
equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of
which may directly or indirectly cause injury, death or property loss.
■ Anyone purchasing any products described or contained herein for an above-mentioned use shall:
➀ Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and
distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all
damages, cost and expenses associated with such use:
➁ Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on
SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees
jointly or severally.
■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for
volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied
regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 1997. Specifications and information herein are subject to change
without notice.

No. 4339-9/9