Scribd Logo
Upload

Welcome to Scribd!

  • 85 views

    Sub Title: Sub Code: EC 665 No of Credits: 4:0:0 No of Lecture Hours/week: 04 Total No of Lecture Hours: 52

    Uploaded by

    Girija
    This document provides the syllabus for the course "Digital System Design Using Verilog" at Dr. Ambedkar Institute of Technology. The course is divided into 5 units that cover topics such as combinational and sequential logic design, number representation, memories, processor basics, and I/O interfacing. Unit 1 covers introduction, methodology, combinational circuits, and verification and takes 11 hours. Unit 2 covers number representation and sequential basics over 10 hours. Unit 3 covers memories, implementation fabrics, and error detection over 11 hours. The remaining units cover processor organization, I/O interfacing, and accelerators over 10 hours each. Assessment includes continuous internal evaluation and semester end examination.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd

    Sub Title: Sub Code: EC 665 No of Credits: 4:0:0 No of Lecture Hours/week: 04 Total No of Lecture Hours: 52

    Uploaded by

    Girija
    85 views2 pages
    This document provides the syllabus for the course "Digital System Design Using Verilog" at Dr. Ambedkar Institute of Technology. The course is divided into 5 units that cover topics such as combinational and sequential logic design, number representation, memories, processor basics, and I/O interfacing. Unit 1 covers introduction, methodology, combinational circuits, and verification and takes 11 hours. Unit 2 covers number representation and sequential basics over 10 hours. Unit 3 covers memories, implementation fabrics, and error detection over 11 hours. The remaining units cover processor organization, I/O interfacing, and accelerators over 10 hours each. Assessment includes continuous internal evaluation and semester end examination.

    Original Title

    DSDV syllabus

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document provides the syllabus for the course "Digital System Design Using Verilog" at Dr. Ambedkar Institute of Technology. The course is divided into 5 units that cover topics such as combinational and sequential logic design, number representation, memories, processor basics, and I/O interfacing. Unit 1 covers introduction, methodology, combinational circuits, and verification and takes 11 hours. Unit 2 covers number representation and sequential basics over 10 hours. Unit 3 covers memories, implementation fabrics, and error detection over 11 hours. The remaining units cover processor organization, I/O interfacing, and accelerators over 10 hours each. Assessment includes continuous internal evaluation and semester end examination.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    85 views2 pages

    Sub Title: Sub Code: EC 665 No of Credits: 4:0:0 No of Lecture Hours/week: 04 Total No of Lecture Hours: 52

    Uploaded by

    Girija
    This document provides the syllabus for the course "Digital System Design Using Verilog" at Dr. Ambedkar Institute of Technology. The course is divided into 5 units that cover topics such as combinational and sequential logic design, number representation, memories, processor basics, and I/O interfacing. Unit 1 covers introduction, methodology, combinational circuits, and verification and takes 11 hours. Unit 2 covers number representation and sequential basics over 10 hours. Unit 3 covers memories, implementation fabrics, and error detection over 11 hours. The remaining units cover processor organization, I/O interfacing, and accelerators over 10 hours each. Assessment includes continuous internal evaluation and semester end examination.

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Download as docx, pdf, or txt
    of 2

    DR.

    AMBEDKAR INSTITUTE OF TECHNOLOGY


    (An Autonomous Institution Affiliated To VTU, Belgaum)
    DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

    SUB TITLE : DIGITAL SYSTEM DESIGN USING VERILOG


    Sub Code: EC 665 No of Credits : 4:0:0 No of lecture hours/week : 04
    Exam Duration: 3 hours CIE : 50 SEE: 50 Total No of lecture hours : 52

    Unit No of
    SYLLABUS
    No. hours
    Introduction and Methodology: 11
    Digital Systems and Embedded Systems, Binary representation and Circuit
    Elements, Real-World Circuits, Models, Design Methodology.
    1 Combinational Basics:
    Boolean Functions and Boolean Algebra, Binary Coding, Combinational
    Components and Circuits, Verification of Combinational Circuits.

    Number Basics: 10
    Unsigned and Signed Integers, Fixed and Floating-point Numbers.
    2 Sequential Basics: Storage elements, Counters, Sequential Datapaths and
    Control, Clocked Synchronous Timing Methodology.

    Memories: Concepts, Memory Types, Error Detection and 11


    Correction.Implementation Fabrics: ICs, PLDs, Packaging and Circuit Boards,
    Interconnection and Signal Integrity.
    3
    Processor Basics: Embedded Computer Organization, Instruction and Data,
    Interfacing with memory.

    Processor Basics: Embedded Computer Organization, Instruction and Data, 10


    Interfacing with memory.
    4 I/O interfacing: I/O devices, I/O controllers, Parallel Buses, Serial
    Transmission, I/O software.

    Accelerators: Concepts, case study, Verification of accelerators. 10


    5 Design Methodology: Design flow, Design optimization, Design for test,

    Note: Unit 1 and Unit 3 will have internal choice.

    TEXT BOOKS:
    1. Peter J. Ashenden, Digital Design: An Embedded Ssytems Approach Using
    VERILOG, Elesvier, 2010.
    2. Zainalabendin Navabi: Verilog System Design, Mcgraw-Hill professional publishing,
    2006.
     
    REFERENCE BOOKS:

    1. David Richard Smith, Paul D. Franzon, Verilog Styles for Synthesis of Digital
    Systems,Pearson Education, 2000.
    ** -------- ** -------- **

    You might also like